forked from ~ljy/RK3588_XEN

blame | history | patch | commit | commitdiff
hc
2024-08-13 72be3801e63d82671c9d90577a9efb3126a6aa37 
 kernel/arch/arm64/boot/dts/rockchip/NK-6A13_V0A.dtsi
....@@ -128,14 +128,14 @@
128128 		 * - PDN (power down when low)
129129 		 */
130130 		post-power-on-delay-ms = <200>;
131
-		reset-gpios = <&gpio3 RK_PB1 GPIO_ACTIVE_LOW>;  //WIFI_REG_ON_H
131
+		reset-gpios = <&gpio1 RK_PC6 GPIO_ACTIVE_LOW>;  //BT_DISABLE_GPIO1_C6_d_1V8
132132 	};
133133 
134134 	rk_headset: rk-headset {
135135 		status = "okay";
136136 		compatible = "rockchip_headset";
137
-		headset_gpio = <&gpio1 RK_PD5 GPIO_ACTIVE_HIGH>;
138
-		spk_ctl_gpio  = <&gpio3 RK_PC3 GPIO_ACTIVE_LOW>;
137
+		headset_gpio = <&gpio3 RK_PD5 GPIO_ACTIVE_HIGH>;//HP_DET_L_GPIO3_D5_d_3V3
138
+		spk_ctl_gpio  = <&gpio4 RK_PB4 GPIO_ACTIVE_LOW>;//SPK_CTL_GPIO4_B4_u_3V3
139139 		pinctrl-names = "default";
140140 		pinctrl-0 = <&hp_det>;
141141 		io-channels = <&saradc 3>;
....@@ -159,7 +159,7 @@
159159 		regulator-boot-on;
160160 		enable-active-high;
161161 		//gpio = <&gpio1 RK_PD2 GPIO_ACTIVE_HIGH>;
162
-		gpio = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
162
+		gpio = <&gpio1 RK_PC4 GPIO_ACTIVE_HIGH>;
163163 		vin-supply = <&vcc_1v8_s0>;
164164 	};
165165 
....@@ -217,9 +217,9 @@
217217 */
218218 	vcc_3v3_sd_s0: vcc-3v3-sd-s0-regulator {
219219 		compatible = "regulator-fixed";
220
-		gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
221
-		pinctrl-names = "default";
222
-		pinctrl-0 = <&sd_s0_pwr>;
220
+		//gpio = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
221
+		//pinctrl-names = "default";
222
+		//pinctrl-0 = <&sd_s0_pwr>;
223223 		regulator-name = "vcc_3v3_sd_s0";
224224 		enable-active-high;
225225 	};
....@@ -230,20 +230,20 @@
230230 		clock-names = "ext_clock";
231231 		uart_rts_gpios = <&gpio4 RK_PC4 GPIO_ACTIVE_LOW>; //UART9_RTSn_M0_BT
232232 		pinctrl-names = "default", "rts_gpio";
233
-		pinctrl-0 = <&uart9m0_rtsn>, <&bt_reset_gpio>, <&bt_wake_gpio>, <&bt_irq_gpio>;
233
+		pinctrl-0 = <&uart9m0_rtsn>, <&bt_reset_gpio>;
234234 		pinctrl-1 = <&uart9_gpios>;
235
-		BT,reset_gpio    = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>; //BT_REG_ON_H
236
-		BT,wake_gpio     = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;//HOST_WAKE_BT_H
237
-		BT,wake_host_irq = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;//BT_WAKE_HOST_H
235
+		BT,reset_gpio    = <&gpio0 RK_PB2 GPIO_ACTIVE_HIGH>; //BT_DISABLE_GPIO0_B2_u_1V8
236
+		//BT,wake_gpio     = <&gpio3 RK_PA1 GPIO_ACTIVE_HIGH>;//HOST_WAKE_BT_H
237
+		//BT,wake_host_irq = <&gpio0 RK_PA0 GPIO_ACTIVE_HIGH>;//BT_WAKE_HOST_H
238238 		status = "okay";
239239 	};
240240 
241241 	wireless_wlan: wireless-wlan {
242242 		compatible = "wlan-platdata";
243243 		wifi_chip_type = "ap6398s";
244
-		pinctrl-names = "default";
245
-		pinctrl-0 = <&wifi_host_wake_irq>;
246
-		WIFI,host_wake_irq = <&gpio0 RK_PB2 GPIO_ACTIVE_HIGH>; //WIFI_WAKE_HOST_H
244
+	//	pinctrl-names = "default";
245
+	//	pinctrl-0 = <&wifi_host_wake_irq>;
246
+	//	WIFI,host_wake_irq = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>; //GPIO2_B5_u_1V8_WF-BT_WAKEUP_IN
247247 	//	WIFI,poweren_gpio = <&gpio0 RK_PC4 GPIO_ACTIVE_HIGH>;
248248 		status = "okay";
249249 	};
....@@ -252,58 +252,41 @@
252252            	compatible = "nk_io_control";
253253 			pinctrl-names = "default";
254254           	pinctrl-0 = <&ndj_io_gpio>;
255
-						
256
-//			vcc_5v {
257
-//				gpio_num = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>;
258
-//				gpio_function = <0>;
259
-//			};
260
-			
255
+									
261256 			vcc_12v {
262
-				gpio_num = <&gpio1 RK_PB5 GPIO_ACTIVE_HIGH>;
257
+				gpio_num = <&gpio0 RK_PD3 GPIO_ACTIVE_HIGH>;
263258 				gpio_function = <0>;
264
-			};
259
+			};//VCC12_IO_EN_GPIO0_D3_u_3V3
265260 			
266261 			vcc_3v {
267
-				gpio_num = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
262
+				gpio_num = <&gpio4 RK_PA1 GPIO_ACTIVE_HIGH>;
268263 				gpio_function = <0>;
269
-			};
264
+			};//VCC3_IO_EN_GPIO4_A1_d_3V3
270265 			
271266            	hub_5V_reset {
272
-				gpio_num = <&gpio4 RK_PB3 GPIO_ACTIVE_HIGH>;
267
+				gpio_num = <&gpio4 RK_PB6 GPIO_ACTIVE_HIGH>; 
273268 				gpio_function = <3>;
274
-			};
269
+			};//HUB_RESET_GPIO4_B6_d_3V3
275270 			
276271 			4g_power {
277
-				gpio_num = <&gpio1 RK_PB6 GPIO_ACTIVE_HIGH>;
272
+				gpio_num = <&gpio0 RK_PC6 GPIO_ACTIVE_HIGH>;
278273 				gpio_function = <0>;
279
-			};
274
+			};//4G_PWREN_GPIO3_C7_u_3V3
280275 			
281
-           	wake_4g {
276
+         	wake_wifi_bt {
282277 				gpio_num = <&gpio2 RK_PB5 GPIO_ACTIVE_LOW>;
283278 				gpio_function = <0>;
284
-			};
279
+			};//GPIO2_B5_u_1V8_WF-BT_WAKEUP_IN
285280 			
286281 			air_mode_4g {
287282 				gpio_num = <&gpio2 RK_PB4 GPIO_ACTIVE_LOW>;
288283 				gpio_function = <0>;
289
-			};			
284
+			};	//GPIO2_B4_u_1V8_4G_AIR_MODE_IN		
290285 			
291286 			reset_4g {
292287 				gpio_num = <&gpio2 RK_PC3 GPIO_ACTIVE_LOW>;
293288 				gpio_function = <3>;
294
-			};	
295
-/*
296
-			spk_ctl {
297
-				gpio_num = <&gpio3 RK_PC3 GPIO_ACTIVE_LOW>;
298
-				gpio_function = <0>;
299
-			};
300
-			
301
-			hp_det
302
-			 {
303
-				gpio_num = <&gpio1 RK_PD5 GPIO_ACTIVE_LOW>;
304
-				gpio_function = <1>;
305
-			};
306
-*/
289
+			};	//GPIO2_C3_d_1V8_4G_RESET_N_IN
307290 		};
308291 		
309292 		
....@@ -311,12 +294,11 @@
311294                compatible = "simple-panel";
312295                backlight = <&backlight>;
313296                power-supply = <&vcc3v3_lcd_n>;
314
-			   vcc-5v-gpio = <&gpio4 RK_PB2 GPIO_ACTIVE_HIGH>;
315
-			   vddio-mipi = <&gpio1 RK_PB2 GPIO_ACTIVE_HIGH>;  //MIPIDIS_PWR_EN_1V8
316
-               enable-gpios = <&gpio3 RK_PD2 GPIO_ACTIVE_HIGH>; //LCD_VDD_EN
317
-               reset-gpios = <&gpio1 RK_PA1 GPIO_ACTIVE_LOW>; //CH7511_RESET_N_1V8
318
-               edp-bl-gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>;  //LCD_BLK-PWR_EN
319
-               edp-bl-en = <&gpio3 RK_PD4 GPIO_ACTIVE_HIGH>; //LCD_BKL_EN_GPIO3_D4_d_3V3
297
+			   vcc-5v-gpio = <&gpio4 RK_PB5 GPIO_ACTIVE_HIGH>;	//VCC5_IO_EN_GPIO4_B5_d_3V3		   
298
+               enable-gpios = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //LCD_VDD_EN_GPIO3_C6_u_3V3
299
+               reset-gpios = <&gpio1 RK_PB5 GPIO_ACTIVE_LOW>; //CH7511_RESET_N_1V8
300
+               edp-bl-gpios = <&gpio3 RK_PB2 GPIO_ACTIVE_HIGH>;  //LCD_BKL_PWM3_3V3
301
+               edp-bl-en = <&gpio3 RK_PA6 GPIO_ACTIVE_HIGH>; //LCD_BKL_EN_GPIO3_A6_d_3V3
320302                bus-format = <MEDIA_BUS_FMT_RGB888_1X24>;
321303                bpc = <8>;
322304                prepare-delay-ms = <200>;
....@@ -387,6 +369,11 @@
387369 	status = "okay";
388370 };
389371 
372
+&backlight1 {
373
+	pwms = <&pwm11 0 25000 0>;
374
+	status = "okay";
375
+};
376
+
390377 &combphy0_ps {
391378 	status = "okay";
392379 };
....@@ -432,6 +419,10 @@
432419  * mipi_dcphy0 needs to be enabled
433420  * when dsi0 is enabled
434421  */
422
+&mipi_dcphy0 {
423
+	status = "disabled";
424
+}; 
425
+ 
435426 &dsi0 {
436427 	status = "disabled";
437428 };
....@@ -441,14 +432,7 @@
441432 };
442433 
443434 &dsi0_in_vp3 {
444
-	status = "disabled";
445
-};
446
-
447
-&dsi0_panel {
448
-	power-supply = <&vcc3v3_lcd_n>;
449
-	reset-gpios = <&gpio0 RK_PD3 GPIO_ACTIVE_LOW>;
450
-	pinctrl-names = "default";
451
-	pinctrl-0 = <&lcd_rst_gpio>;
435
+	status = "okay";
452436 };
453437 
454438 /*
....@@ -502,7 +486,7 @@
502486 	/* rx_delay = <0x3f>; */
503487 
504488 	phy-handle = <&rgmii_phy>;
505
-	status = "disabled";
489
+	status = "okay";
506490 };
507491 
508492 &hdmi0 {
....@@ -709,6 +693,12 @@
709693                 compatible = "atmel,24c256";
710694                 reg = <0x50>;
711695     };
696
+		
697
+	eeprom@53 {
698
+                //compatible = "atmel,24c02";
699
+                compatible = "atmel,24c256";
700
+                reg = <0x53>;
701
+    };
712702 #if 0
713703 	usbc0: fusb302@22 {
714704                 compatible = "fcs,fusb302";
....@@ -833,9 +823,7 @@
833823 	};
834824 };
835825 
836
-&mipi_dcphy0 {
837
-	status = "okay";
838
-};
826
+
839827 
840828 &mipi_dcphy1 {
841829 	status = "disabled";
....@@ -843,21 +831,21 @@
843831 
844832 &pcie2x1l2 {
845833 	phys = <&combphy0_ps PHY_TYPE_PCIE>;
846
-	reset-gpios = <&gpio3 RK_PD1 GPIO_ACTIVE_HIGH>;
834
+	reset-gpios = <&gpio3 RK_PD0 GPIO_ACTIVE_HIGH>;//PCIE20x1_2_RSTn_GPIO3_D0_3V3
847835 	vpcie3v3-supply = <&vcc3v3_pcie30>;
848836 	status = "okay";
849837 };//MINIPCIE
850838 
851839 &pcie2x1l1 {
852840 	phys = <&combphy2_psu PHY_TYPE_PCIE>;
853
-	reset-gpios = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>;
841
+	reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>;//PCIEX1_1_PERSTn_M1_L
854842 	vpcie3v3-supply = <&vcc3v3_pcie30>;
855843 	status = "okay";
856844 };//M.2 WIFI6
857845 
858846 &pcie2x1l0 {
859847 	phys = <&combphy1_ps PHY_TYPE_PCIE>;
860
-	reset-gpios = <&gpio4 RK_PA2 GPIO_ACTIVE_HIGH>;
848
+	reset-gpios = <&gpio4 RK_PA5 GPIO_ACTIVE_HIGH>;  //PCIEx1_0_PERSTn_M1_L
861849 	vpcie3v3-supply = <&vcc3v3_pcie30>;
862850 	status = "okay";
863851 };//RTL8111H
....@@ -908,11 +896,11 @@
908896 
909897 	headphone {
910898 		hp_det: hp-det {
911
-			rockchip,pins = <1 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
899
+			rockchip,pins = <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
912900 		};
913901 		
914902 		spk_con: spk-con {
915
-			rockchip,pins = <3 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>;
903
+			rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
916904 		};
917905 	};
918906 
....@@ -924,7 +912,7 @@
924912 
925913 	lcd {
926914 		lcd_rst_gpio: lcd-rst-gpio {
927
-			rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>;
915
+			rockchip,pins = <1 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;
928916 		};
929917 	};
930918 
....@@ -936,16 +924,16 @@
936924 
937925 	sdio-pwrseq {
938926 		wifi_enable_h: wifi-enable-h {
939
-			rockchip,pins = <3 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>;
927
+			rockchip,pins = <1 RK_PC6 RK_FUNC_GPIO &pcfg_pull_up>;
940928 		};
941929 	};
942
-
930
+/*
943931 	sdmmc {
944932 		sd_s0_pwr: sd-s0-pwr {
945933 			rockchip,pins = <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_up>;
946934 		};
947935 	};
948
-
936
+*/
949937 	touch {
950938 		touch_gpio: touch-gpio {
951939 			rockchip,pins =
....@@ -967,45 +955,35 @@
967955 		};
968956 
969957 		bt_reset_gpio: bt-reset-gpio {
970
-			rockchip,pins = <3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
971
-		};
972
-
973
-		bt_wake_gpio: bt-wake-gpio {
974
-			rockchip,pins = <3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>;
975
-		};
976
-
977
-		bt_irq_gpio: bt-irq-gpio {
978
-			rockchip,pins = <0 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;
958
+			rockchip,pins = <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
979959 		};
980960 	};
981
-
961
+/*
982962 	wireless-wlan {
983963 		wifi_host_wake_irq: wifi-host-wake-irq {
984
-			rockchip,pins = <0 RK_PB2 RK_FUNC_GPIO &pcfg_pull_down>;
964
+			rockchip,pins = <2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_down>;
985965 		};
986966 	};
987
-	
967
+*/	
988968 	
989969 	ndj_io_init{
990970 		ndj_io_gpio: ndj_io_gpio_col{
991971 				rockchip,pins =
992
-					<1 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,
993
-					<0 RK_PC0 RK_FUNC_GPIO &pcfg_pull_none>,
994
-					<4 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,
995
-					<1 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>,
996
-					<2 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,
972
+					<0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_none>,
973
+					<4 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>,
974
+					<4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>,
975
+					<0 RK_PC6 RK_FUNC_GPIO &pcfg_pull_none>,
997976 					<2 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,
998977 					<2 RK_PC3 RK_FUNC_GPIO &pcfg_pull_none>,
999
-					<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,  //vcc_5v
1000
-					<4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO4_B5_d_3V3
1001
-					<4 RK_PB6 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO4_B6_d_3V3
1002
-					<3 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO3_B0_u_3V3
1003
-					<3 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO3_B2_d_3V3
1004
-					<3 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO3_B3_u_3V3
1005
-					<3 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO3_B4_u_3V3
1006
-					<3 RK_PA7 RK_FUNC_GPIO &pcfg_pull_none>,  //GPIO3_A7_u_3V3
1007
-					<3 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>;  //GPIO3_A0_u_3V3
1008
-
978
+					<4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>,  //vcc_5v				
979
+					<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI0_MISO_M2_1V8 41
980
+					<1 RK_PA0 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI4_MISO_M2_1V8 32
981
+					<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI0_MOSI_M2_3V3 42
982
+					<1 RK_PA1 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI4_MOSI_M2_1V8 33
983
+					<1 RK_PB3 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI0_CLK_M2_1V8  43 
984
+					<1 RK_PA2 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI4_CLK_M2_1V8  34
985
+					<1 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>,  //SPI0_CS0_M2_1V8  44
986
+					<1 RK_PA3 RK_FUNC_GPIO &pcfg_pull_none>;  //SPI4_CS0_M2_1V8  35		 		
1009987 		};
1010988 	};
1011989 };
....@@ -1015,7 +993,7 @@
1015993 };
1016994 
1017995 &route_dsi0 {
1018
-	status = "okay";
996
+	status = "disabled";
1019997 	connect = <&vp3_out_dsi0>;
1020998 };
1021999 
....@@ -1027,6 +1005,11 @@
10271005 &pwm10 {
10281006 	status = "okay";
10291007 	pinctrl-0 = <&pwm10m2_pins>;
1008
+};
1009
+
1010
+&pwm11 {
1011
+	status = "okay";
1012
+	pinctrl-0 = <&pwm11m3_pins>;
10301013 };
10311014 
10321015 &route_hdmi0 {
....@@ -1065,6 +1048,7 @@
10651048 
10661049 &u2phy0_otg {
10671050 	status = "okay";
1051
+	phy-supply = <&vcc5v0_host>;
10681052 };
10691053 
10701054 &u2phy1_otg {
....@@ -1078,7 +1062,7 @@
10781062 &u2phy3_host {
10791063 	phy-supply = <&vcc5v0_host>;
10801064 };
1081
-
1065
+#if 0
10821066 &usbdp_phy0 {
10831067 	rockchip,dp-lane-mux = <2 3>;
10841068 	status = "okay";
....@@ -1109,8 +1093,9 @@
11091093 &usbdrd_dwc3_1 {
11101094 	dr_mode = "host";
11111095 	maximum-speed = "high-speed";
1112
-	status = "disabled";
1096
+	status = "okay";
11131097 };
1098
+#endif
11141099 
11151100 &uart1 {
11161101 	status = "okay";
....@@ -1120,7 +1105,7 @@
11201105 };
11211106 
11221107 &uart3 {
1123
-	status = "okay";
1108
+	status = "disabled";
11241109 	pinctrl-names = "default";
11251110 	pinctrl-0 = <&uart3m1_xfer>;
11261111 };
....@@ -1151,7 +1136,7 @@
11511136 };
11521137 
11531138 &uart8 {
1154
-	status = "okay";
1139
+	status = "disabled";
11551140 	pinctrl-names = "default";
11561141 	pinctrl-0 = <&uart8m1_xfer>;
11571142 };
....@@ -1162,3 +1147,17 @@
11621147 	pinctrl-names = "default";
11631148 	pinctrl-0 = <&uart9m0_xfer &uart9m0_ctsn>;	
11641149 };
1150
+
1151
+
1152
+&can0 {
1153
+	status = "okay";
1154
+	pinctrl-names = "default";
1155
+	pinctrl-0 = <&can0m0_pins>;
1156
+};
1157
+
1158
+
1159
+&can1 {
1160
+	status = "okay";
1161
+	pinctrl-names = "default";
1162
+	pinctrl-0 = <&can1m1_pins>;
1163
+};