.. | .. |
---|
562 | 562 | * See Intel Atom Z8000 Processor Series Specification Update (Rev. 005), |
---|
563 | 563 | * errata #CHT34, for further information. |
---|
564 | 564 | */ |
---|
565 | | -static DEFINE_RAW_SPINLOCK(chv_lock); |
---|
| 565 | +static DEFINE_HARD_SPINLOCK(chv_lock); |
---|
566 | 566 | |
---|
567 | 567 | static u32 chv_pctrl_readl(struct intel_pinctrl *pctrl, unsigned int offset) |
---|
568 | 568 | { |
---|
.. | .. |
---|
1554 | 1554 | pctrl->irqchip.irq_mask = chv_gpio_irq_mask; |
---|
1555 | 1555 | pctrl->irqchip.irq_unmask = chv_gpio_irq_unmask; |
---|
1556 | 1556 | pctrl->irqchip.irq_set_type = chv_gpio_irq_type; |
---|
1557 | | - pctrl->irqchip.flags = IRQCHIP_SKIP_SET_WAKE; |
---|
| 1557 | + pctrl->irqchip.flags = IRQCHIP_SKIP_SET_WAKE | |
---|
| 1558 | + IRQCHIP_PIPELINE_SAFE; |
---|
1558 | 1559 | |
---|
1559 | 1560 | chip->irq.chip = &pctrl->irqchip; |
---|
1560 | 1561 | chip->irq.init_hw = chv_gpio_irq_init_hw; |
---|