rk3568 rt init

hc

2023-11-06 e3e12f52b214121840b44c91de5b3e5af5d3eb84

 kernel/drivers/video/rockchip/mpp/rockchip_iep2_regs.h
..
..
@@ -11,6 +11,7 @@
11
11
 #define __ROCKCHIP_IEP2_REGS_H__
12
12
 
13
13
 #define IEP2_REG_FRM_START			0x0000
14
+#define     IEP2_REG_FRM_EN                             BIT(0)
14
15
 #define IEP2_REG_IEP_CONFIG0			0x0004
15
16
 #define     IEP2_REG_CCLK_SRESET_P			BIT(22)
16
17
 #define     IEP2_REG_ACLK_SRESET_P			BIT(21)
..
..
@@ -37,15 +38,19 @@
37
38
 #define     IEP2_REG_MD_CLK_ON				BIT(1)
38
39
 #define     IEP2_REG_CLK_ON				BIT(0)
39
40
 #define IEP2_REG_STATUS				0x0014
41
+#define     IEP2_REG_ARST_FINISH_DONE                   BIT(0)
40
42
 #define IEP2_REG_INT_EN				0x0020
43
+#define     IEP2_REG_TIMEOUT_EN			        BIT(5)
41
44
 #define     IEP2_REG_BUS_ERROR_EN			BIT(4)
42
45
 #define     IEP2_REG_OSD_MAX_EN				BIT(1)
43
46
 #define     IEP2_REG_FRM_DONE_EN			BIT(0)
44
47
 #define IEP2_REG_INT_CLR			0x0024
48
+#define     IEP2_REG_TIMEOUT_CLR			BIT(5)
45
49
 #define     IEP2_REG_BUS_ERROR_CLR			BIT(4)
46
50
 #define     IEP2_REG_OSD_MAX_CLR			BIT(1)
47
51
 #define     IEP2_REG_FRM_DONE_CLR			BIT(0)
48
52
 #define IEP2_REG_INT_STS			0x0028
53
+#define     IEP2_REG_RO_TIMEOUT_STS(x)		        ((x) & BIT(5))
49
54
 #define     IEP2_REG_RO_BUS_ERROR_STS(x)		((x) & BIT(4))
50
55
 #define     IEP2_REG_RO_OSD_MAX_STS(x)			((x) & BIT(1))
51
56
 #define     IEP2_REG_RO_FRM_DONE_STS(x)			((x) & BIT(0))
..
..
@@ -73,6 +78,8 @@
73
78
 #define     IEP2_REG_DIL_FIELD_ORDER(x)			(((x) & 1) << 5)
74
79
 #define     IEP2_REG_DIL_OUT_MODE(x)			(((x) & 1) << 4)
75
80
 #define     IEP2_REG_DIL_MODE(x)			((x) & 0xf)
81
+#define IEP2_REG_TIMEOUT_CFG                    0x0050
82
+#define     IEP2_REG_TIMEOUT_CFG_EN			BIT(31)
76
83
 #define IEP2_REG_DBG_FRM_CNT			0x0058
77
84
 #define IEP2_REG_DBG_TIMEOUT_CNT		0x005c
78
85
 #define IEP2_REG_SRC_ADDR_CURY			0x0060