hc
2023-11-06 e3e12f52b214121840b44c91de5b3e5af5d3eb84
kernel/arch/arm/plat-versatile/platsmp.c
....@@ -32,7 +32,7 @@
3232 sync_cache_w(&pen_release);
3333 }
3434
35
-static DEFINE_SPINLOCK(boot_lock);
35
+static DEFINE_RAW_SPINLOCK(boot_lock);
3636
3737 void versatile_secondary_init(unsigned int cpu)
3838 {
....@@ -45,8 +45,8 @@
4545 /*
4646 * Synchronise with the boot thread.
4747 */
48
- spin_lock(&boot_lock);
49
- spin_unlock(&boot_lock);
48
+ raw_spin_lock(&boot_lock);
49
+ raw_spin_unlock(&boot_lock);
5050 }
5151
5252 int versatile_boot_secondary(unsigned int cpu, struct task_struct *idle)
....@@ -57,7 +57,7 @@
5757 * Set synchronisation state between this boot processor
5858 * and the secondary one
5959 */
60
- spin_lock(&boot_lock);
60
+ raw_spin_lock(&boot_lock);
6161
6262 /*
6363 * This is really belt and braces; we hold unintended secondary
....@@ -87,7 +87,7 @@
8787 * now the secondary core is starting up let it run its
8888 * calibrations, then wait for it to finish
8989 */
90
- spin_unlock(&boot_lock);
90
+ raw_spin_unlock(&boot_lock);
9191
9292 return pen_release != -1 ? -ENOSYS : 0;
9393 }