.. | .. |
---|
32 | 32 | sync_cache_w(&pen_release); |
---|
33 | 33 | } |
---|
34 | 34 | |
---|
35 | | -static DEFINE_SPINLOCK(boot_lock); |
---|
| 35 | +static DEFINE_RAW_SPINLOCK(boot_lock); |
---|
36 | 36 | |
---|
37 | 37 | void versatile_secondary_init(unsigned int cpu) |
---|
38 | 38 | { |
---|
.. | .. |
---|
45 | 45 | /* |
---|
46 | 46 | * Synchronise with the boot thread. |
---|
47 | 47 | */ |
---|
48 | | - spin_lock(&boot_lock); |
---|
49 | | - spin_unlock(&boot_lock); |
---|
| 48 | + raw_spin_lock(&boot_lock); |
---|
| 49 | + raw_spin_unlock(&boot_lock); |
---|
50 | 50 | } |
---|
51 | 51 | |
---|
52 | 52 | int versatile_boot_secondary(unsigned int cpu, struct task_struct *idle) |
---|
.. | .. |
---|
57 | 57 | * Set synchronisation state between this boot processor |
---|
58 | 58 | * and the secondary one |
---|
59 | 59 | */ |
---|
60 | | - spin_lock(&boot_lock); |
---|
| 60 | + raw_spin_lock(&boot_lock); |
---|
61 | 61 | |
---|
62 | 62 | /* |
---|
63 | 63 | * This is really belt and braces; we hold unintended secondary |
---|
.. | .. |
---|
87 | 87 | * now the secondary core is starting up let it run its |
---|
88 | 88 | * calibrations, then wait for it to finish |
---|
89 | 89 | */ |
---|
90 | | - spin_unlock(&boot_lock); |
---|
| 90 | + raw_spin_unlock(&boot_lock); |
---|
91 | 91 | |
---|
92 | 92 | return pen_release != -1 ? -ENOSYS : 0; |
---|
93 | 93 | } |
---|