add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/powerpc/mm/mmu_decl.h
..
..
@@ -1,3 +1,4 @@
1
+/* SPDX-License-Identifier: GPL-2.0-or-later */
1
2
 /*
2
3
  * Declarations of procedures and variables shared between files
3
4
  * in arch/ppc/mm/.
..
..
@@ -11,17 +12,12 @@
11
12
  *
12
13
  *  Derived from "arch/i386/mm/init.c"
13
14
  *    Copyright (C) 1991, 1992, 1993, 1994  Linus Torvalds
14
- *
15
- *  This program is free software; you can redistribute it and/or
16
- *  modify it under the terms of the GNU General Public License
17
- *  as published by the Free Software Foundation; either version
18
- *  2 of the License, or (at your option) any later version.
19
- *
20
15
  */
21
16
 #include <linux/mm.h>
22
17
 #include <asm/mmu.h>
23
18
 
24
19
 #ifdef CONFIG_PPC_MMU_NOHASH
20
+#include <asm/trace.h>
25
21
 
26
22
 /*
27
23
  * On 40x and 8xx, we directly inline tlbia and tlbivax
..
..
@@ -30,10 +26,12 @@
30
26
 static inline void _tlbil_all(void)
31
27
 {
32
28
 	asm volatile ("sync; tlbia; isync" : : : "memory");
29
+	trace_tlbia(MMU_NO_CONTEXT);
33
30
 }
34
31
 static inline void _tlbil_pid(unsigned int pid)
35
32
 {
36
33
 	asm volatile ("sync; tlbia; isync" : : : "memory");
34
+	trace_tlbia(pid);
37
35
 }
38
36
 #define _tlbil_pid_noind(pid)	_tlbil_pid(pid)
39
37
 
..
..
@@ -55,6 +53,7 @@
55
53
 			     unsigned int tsize, unsigned int ind)
56
54
 {
57
55
 	asm volatile ("tlbie %0; sync" : : "r" (address) : "memory");
56
+	trace_tlbie(0, 0, address, pid, 0, 0, 0);
58
57
 }
59
58
 #elif defined(CONFIG_PPC_BOOK3E)
60
59
 extern void _tlbil_va(unsigned long address, unsigned int pid,
..
..
@@ -79,18 +78,20 @@
79
78
 }
80
79
 #endif
81
80
 
81
+static inline void print_system_hash_info(void) {}
82
+
82
83
 #else /* CONFIG_PPC_MMU_NOHASH */
83
-
84
-extern void hash_preload(struct mm_struct *mm, unsigned long ea,
85
-			 unsigned long access, unsigned long trap);
86
-
87
84
 
88
85
 extern void _tlbie(unsigned long address);
89
86
 extern void _tlbia(void);
90
87
 
88
+void print_system_hash_info(void);
89
+
91
90
 #endif /* CONFIG_PPC_MMU_NOHASH */
92
91
 
93
92
 #ifdef CONFIG_PPC32
93
+
94
+void hash_preload(struct mm_struct *mm, unsigned long ea);
94
95
 
95
96
 extern void mapin_ram(void);
96
97
 extern void setbat(int index, unsigned long virt, phys_addr_t phys,
..
..
@@ -100,12 +101,11 @@
100
101
 extern unsigned int rtas_data, rtas_size;
101
102
 
102
103
 struct hash_pte;
103
-extern struct hash_pte *Hash, *Hash_end;
104
-extern unsigned long Hash_size, Hash_mask;
104
+extern struct hash_pte *Hash;
105
+extern u8 early_hash[];
105
106
 
106
107
 #endif /* CONFIG_PPC32 */
107
108
 
108
-extern unsigned long ioremap_bot;
109
109
 extern unsigned long __max_low_memory;
110
110
 extern phys_addr_t __initial_memory_limit_addr;
111
111
 extern phys_addr_t total_memory;
..
..
@@ -126,7 +126,8 @@
126
126
  */
127
127
 #ifdef CONFIG_PPC32
128
128
 extern void MMU_init_hw(void);
129
-extern unsigned long mmu_mapin_ram(unsigned long top);
129
+void MMU_init_hw_patch(void);
130
+unsigned long mmu_mapin_ram(unsigned long base, unsigned long top);
130
131
 #endif
131
132
 
132
133
 #ifdef CONFIG_PPC_FSL_BOOK3E
..
..
@@ -138,9 +139,20 @@
138
139
 extern void adjust_total_lowmem(void);
139
140
 extern int switch_to_as1(void);
140
141
 extern void restore_to_as0(int esel, int offset, void *dt_ptr, int bootcpu);
142
+void create_kaslr_tlb_entry(int entry, unsigned long virt, phys_addr_t phys);
143
+void reloc_kernel_entry(void *fdt, int addr);
144
+extern int is_second_reloc;
141
145
 #endif
142
146
 extern void loadcam_entry(unsigned int index);
143
147
 extern void loadcam_multi(int first_idx, int num, int tmp_idx);
148
+
149
+#ifdef CONFIG_RANDOMIZE_BASE
150
+void kaslr_early_init(void *dt_ptr, phys_addr_t size);
151
+void kaslr_late_init(void);
152
+#else
153
+static inline void kaslr_early_init(void *dt_ptr, phys_addr_t size) {}
154
+static inline void kaslr_late_init(void) {}
155
+#endif
144
156
 
145
157
 struct tlbcam {
146
158
 	u32	MAS0;
..
..
@@ -151,7 +163,7 @@
151
163
 };
152
164
 #endif
153
165
 
154
-#if defined(CONFIG_6xx) || defined(CONFIG_FSL_BOOKE) || defined(CONFIG_PPC_8xx)
166
+#if defined(CONFIG_PPC_BOOK3S_32) || defined(CONFIG_FSL_BOOKE) || defined(CONFIG_PPC_8xx)
155
167
 /* 6xx have BATS */
156
168
 /* FSL_BOOKE have TLBCAM */
157
169
 /* 8xx have LTLB */
..
..
@@ -161,3 +173,21 @@
161
173
 static inline phys_addr_t v_block_mapped(unsigned long va) { return 0; }
162
174
 static inline unsigned long p_block_mapped(phys_addr_t pa) { return 0; }
163
175
 #endif
176
+
177
+#if defined(CONFIG_PPC_BOOK3S_32) || defined(CONFIG_PPC_8xx)
178
+void mmu_mark_initmem_nx(void);
179
+void mmu_mark_rodata_ro(void);
180
+#else
181
+static inline void mmu_mark_initmem_nx(void) { }
182
+static inline void mmu_mark_rodata_ro(void) { }
183
+#endif
184
+
185
+#ifdef CONFIG_PPC_8xx
186
+void __init mmu_mapin_immr(void);
187
+#endif
188
+
189
+#ifdef CONFIG_PPC_DEBUG_WX
190
+void ptdump_check_wx(void);
191
+#else
192
+static inline void ptdump_check_wx(void) { }
193
+#endif