add dts config

hc

2023-12-06 08f87f769b595151be1afeff53e144f543faa614

 kernel/arch/arm64/boot/dts/freescale/fsl-ls1012a.dtsi
..
..
@@ -1,8 +1,9 @@
1
1
 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
2
 /*
3
- * Device Tree Include file for Freescale Layerscape-1012A family SoC.
3
+ * Device Tree Include file for NXP Layerscape-1012A family SoC.
4
4
  *
5
5
  * Copyright 2016 Freescale Semiconductor, Inc.
6
+ * Copyright 2019-2020 NXP
6
7
  *
7
8
  */
8
9
 
..
..
@@ -17,6 +18,7 @@
17
18
 
18
19
 	aliases {
19
20
 		crypto = &crypto;
21
+		rtc1 = &ftm_alarm0;
20
22
 		rtic-a = &rtic_a;
21
23
 		rtic-b = &rtic_b;
22
24
 		rtic-c = &rtic_c;
..
..
@@ -136,6 +138,19 @@
136
138
 		#address-cells = <2>;
137
139
 		#size-cells = <2>;
138
140
 		ranges;
141
+
142
+		qspi: spi@1550000 {
143
+			compatible = "fsl,ls1021a-qspi";
144
+			#address-cells = <1>;
145
+			#size-cells = <0>;
146
+			reg = <0x0 0x1550000 0x0 0x10000>,
147
+				<0x0 0x40000000 0x0 0x10000000>;
148
+			reg-names = "QuadSPI", "QuadSPI-memory";
149
+			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
150
+			clock-names = "qspi_en", "qspi";
151
+			clocks = <&clockgen 4 0>, <&clockgen 4 0>;
152
+			status = "disabled";
153
+		};
139
154
 
140
155
 		esdhc0: esdhc@1560000 {
141
156
 			compatible = "fsl,ls1012a-esdhc", "fsl,esdhc";
..
..
@@ -324,7 +339,7 @@
324
339
 			#size-cells = <0>;
325
340
 			reg = <0x0 0x2180000 0x0 0x10000>;
326
341
 			interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
327
-			clocks = <&clockgen 4 0>;
342
+			clocks = <&clockgen 4 3>;
328
343
 			status = "disabled";
329
344
 		};
330
345
 
..
..
@@ -334,7 +349,7 @@
334
349
 			#size-cells = <0>;
335
350
 			reg = <0x0 0x2190000 0x0 0x10000>;
336
351
 			interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
337
-			clocks = <&clockgen 4 0>;
352
+			clocks = <&clockgen 4 3>;
338
353
 			status = "disabled";
339
354
 		};
340
355
 
..
..
@@ -447,6 +462,7 @@
447
462
 			dr_mode = "host";
448
463
 			snps,quirk-frame-length-adjustment = <0x20>;
449
464
 			snps,dis_rxdet_inp3_quirk;
465
+			snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
450
466
 		};
451
467
 
452
468
 		sata: sata@3200000 {
..
..
@@ -475,8 +491,8 @@
475
491
 			interrupts = <0 126 IRQ_TYPE_LEVEL_HIGH>;
476
492
 		};
477
493
 
478
-		pcie@3400000 {
479
-			compatible = "fsl,ls1012a-pcie", "snps,dw-pcie";
494
+		pcie1: pcie@3400000 {
495
+			compatible = "fsl,ls1012a-pcie";
480
496
 			reg = <0x00 0x03400000 0x0 0x00100000   /* controller registers */
481
497
 			       0x40 0x00000000 0x0 0x00002000>; /* configuration space */
482
498
 			reg-names = "regs", "config";
..
..
@@ -486,7 +502,7 @@
486
502
 			#address-cells = <3>;
487
503
 			#size-cells = <2>;
488
504
 			device_type = "pci";
489
-			num-lanes = <4>;
505
+			num-viewport = <2>;
490
506
 			bus-range = <0x0 0xff>;
491
507
 			ranges = <0x81000000 0x0 0x00000000 0x40 0x00010000 0x0 0x00010000   /* downstream I/O */
492
508
 				  0x82000000 0x0 0x40000000 0x40 0x40000000 0x0 0x40000000>; /* non-prefetchable memory */
..
..
@@ -497,6 +513,21 @@
497
513
 					<0000 0 0 2 &gic 0 111 IRQ_TYPE_LEVEL_HIGH>,
498
514
 					<0000 0 0 3 &gic 0 112 IRQ_TYPE_LEVEL_HIGH>,
499
515
 					<0000 0 0 4 &gic 0 113 IRQ_TYPE_LEVEL_HIGH>;
516
+			status = "disabled";
517
+		};
518
+
519
+		rcpm: power-controller@1ee2140 {
520
+			compatible = "fsl,ls1012a-rcpm", "fsl,qoriq-rcpm-2.1+";
521
+			reg = <0x0 0x1ee2140 0x0 0x4>;
522
+			#fsl,rcpm-wakeup-cells = <1>;
523
+		};
524
+
525
+		ftm_alarm0: timer@29d0000 {
526
+			compatible = "fsl,ls1012a-ftm-alarm";
527
+			reg = <0x0 0x29d0000 0x0 0x10000>;
528
+			fsl,rcpm-wakeup = <&rcpm 0x20000>;
529
+			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
530
+			big-endian;
500
531
 		};
501
532
 	};
502
533