移去rt

hc

2023-12-08 01573e231f18eb2d99162747186f59511f56b64d

 kernel/arch/arm64/boot/dts/exynos/exynos5433-tm2.dts
..
..
@@ -1,6 +1,6 @@
1
1
 // SPDX-License-Identifier: GPL-2.0
2
2
 /*
3
- * SAMSUNG Exynos5433 TM2 board device tree source
3
+ * Samsung Exynos5433 TM2 board device tree source
4
4
  *
5
5
  * Copyright (c) 2016 Samsung Electronics Co., Ltd.
6
6
  *
..
..
@@ -33,7 +33,8 @@
33
33
 			  <&cmu_disp CLK_MOUT_DISP_PLL>,
34
34
 			  <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>,
35
35
 			  <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
36
-			  <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>;
36
+			  <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>,
37
+			  <&cmu_disp CLK_MOUT_SCLK_DSD_USER>;
37
38
 	assigned-clock-parents = <0>, <0>,
38
39
 				 <&cmu_mif CLK_ACLK_DISP_333>,
39
40
 				 <&cmu_mif CLK_SCLK_DSIM0_DISP>,
..
..
@@ -45,7 +46,8 @@
45
46
 				 <&cmu_disp CLK_FOUT_DISP_PLL>,
46
47
 				 <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>,
47
48
 				 <&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
48
-				 <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>;
49
+				 <&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
50
+				 <&cmu_mif CLK_SCLK_DSD_DISP>;
49
51
 	assigned-clock-rates = <250000000>, <400000000>;
50
52
 };
51
53