add wifi6 8852be driver

hc

2024-12-19 9370bb92b2d16684ee45cf24e879c93c509162da

 kernel/sound/soc/rockchip/rockchip_sai.h
..
..
@@ -97,10 +97,12 @@
97
97
 #define SAI_DMACR_RDE(x)		((x) << 24)
98
98
 #define SAI_DMACR_RDL_MASK		GENMASK(20, 16)
99
99
 #define SAI_DMACR_RDL(x)		((x - 1) << 16)
100
+#define SAI_DMACR_RDL_V(v)		((((v) & SAI_DMACR_RDL_MASK) >> 16) + 1)
100
101
 #define SAI_DMACR_TDE_MASK		BIT(8)
101
102
 #define SAI_DMACR_TDE(x)		((x) << 8)
102
103
 #define SAI_DMACR_TDL_MASK		GENMASK(4, 0)
103
104
 #define SAI_DMACR_TDL(x)		((x) << 0)
105
+#define SAI_DMACR_TDL_V(v)		(((v) & SAI_DMACR_TDL_MASK) >> 0)
104
106
 
105
107
 /* INTCR Interrupt Ctrl Register */
106
108
 #define SAI_INTCR_RXOIC			BIT(18)
..
..
@@ -120,6 +122,16 @@
120
122
 #define SAI_XSHIFT_SEL_MASK		GENMASK(23, 0)
121
123
 #define SAI_XSHIFT_SEL(x)		(x)
122
124
 
125
+/* XFIFOLR: Transfer / Receive FIFO Level Register */
126
+#define SAI_FIFOLR_XFL3_SHIFT		18
127
+#define SAI_FIFOLR_XFL3_MASK		GENMASK(23, 18)
128
+#define SAI_FIFOLR_XFL2_SHIFT		12
129
+#define SAI_FIFOLR_XFL2_MASK		GENMASK(17, 12)
130
+#define SAI_FIFOLR_XFL1_SHIFT		6
131
+#define SAI_FIFOLR_XFL1_MASK		GENMASK(11, 6)
132
+#define SAI_FIFOLR_XFL0_SHIFT		0
133
+#define SAI_FIFOLR_XFL0_MASK		GENMASK(5, 0)
134
+
123
135
 /* SAI Registers */
124
136
 #define SAI_TXCR			(0x0000)
125
137
 #define SAI_FSCR			(0x0004)