.. | .. |
---|
120 | 120 | { |
---|
121 | 121 | u32 R = 0, F = 0, OD = 0, ODIndex = 0; |
---|
122 | 122 | u32 ulBestR = 0, ulBestF = 0, ulBestOD = 0; |
---|
123 | | - u32 ulBestVCO = 0, ulBestClk = 0, ulBestScore = 0; |
---|
| 123 | + u32 ulBestClk = 0, ulBestScore = 0; |
---|
124 | 124 | u32 ulScore, ulPhaseScore, ulVcoScore; |
---|
125 | 125 | u32 ulTmp = 0, ulVCO; |
---|
126 | 126 | u32 ulScaleClockReq, ulMinClock, ulMaxClock; |
---|
.. | .. |
---|
189 | 189 | ulScore = ulPhaseScore + ulVcoScore; |
---|
190 | 190 | |
---|
191 | 191 | if (!ulBestScore) { |
---|
192 | | - ulBestVCO = ulVCO; |
---|
193 | 192 | ulBestOD = OD; |
---|
194 | 193 | ulBestF = F; |
---|
195 | 194 | ulBestR = R; |
---|
.. | .. |
---|
206 | 205 | but we shall keep this code in case new restrictions come into play |
---|
207 | 206 | --------------------------------------------------------------------------*/ |
---|
208 | 207 | if ((ulScore >= ulBestScore) && (OD > 0)) { |
---|
209 | | - ulBestVCO = ulVCO; |
---|
210 | 208 | ulBestOD = OD; |
---|
211 | 209 | ulBestF = F; |
---|
212 | 210 | ulBestR = R; |
---|
.. | .. |
---|
244 | 242 | { |
---|
245 | 243 | u32 F, R, P; |
---|
246 | 244 | u16 core_pll = 0, sub; |
---|
247 | | - u32 ulCoreClock; |
---|
248 | 245 | u32 tmp; |
---|
249 | 246 | u32 ulChipSpeed; |
---|
250 | 247 | |
---|
.. | .. |
---|
282 | 279 | if (ulChipSpeed == 0) |
---|
283 | 280 | return -EINVAL; |
---|
284 | 281 | |
---|
285 | | - ulCoreClock = ProgramClock(REF_FREQ, CORE_PLL_FREQ, &F, &R, &P); |
---|
| 282 | + ProgramClock(REF_FREQ, CORE_PLL_FREQ, &F, &R, &P); |
---|
286 | 283 | |
---|
287 | 284 | core_pll |= ((P) | ((F - 2) << 2) | ((R - 2) << 11)); |
---|
288 | 285 | |
---|