add wifi6 8852be driver

hc

2024-12-19 9370bb92b2d16684ee45cf24e879c93c509162da

 kernel/drivers/pwm/pwm-lpc32xx.c
..
..
@@ -51,10 +51,10 @@
51
51
 	if (duty_cycles > 255)
52
52
 		duty_cycles = 255;
53
53
 
54
-	val = readl(lpc32xx->base + (pwm->hwpwm << 2));
54
+	val = readl(lpc32xx->base);
55
55
 	val &= ~0xFFFF;
56
56
 	val |= (period_cycles << 8) | duty_cycles;
57
-	writel(val, lpc32xx->base + (pwm->hwpwm << 2));
57
+	writel(val, lpc32xx->base);
58
58
 
59
59
 	return 0;
60
60
 }
..
..
@@ -69,9 +69,9 @@
69
69
 	if (ret)
70
70
 		return ret;
71
71
 
72
-	val = readl(lpc32xx->base + (pwm->hwpwm << 2));
72
+	val = readl(lpc32xx->base);
73
73
 	val |= PWM_ENABLE;
74
-	writel(val, lpc32xx->base + (pwm->hwpwm << 2));
74
+	writel(val, lpc32xx->base);
75
75
 
76
76
 	return 0;
77
77
 }
..
..
@@ -81,9 +81,9 @@
81
81
 	struct lpc32xx_pwm_chip *lpc32xx = to_lpc32xx_pwm_chip(chip);
82
82
 	u32 val;
83
83
 
84
-	val = readl(lpc32xx->base + (pwm->hwpwm << 2));
84
+	val = readl(lpc32xx->base);
85
85
 	val &= ~PWM_ENABLE;
86
-	writel(val, lpc32xx->base + (pwm->hwpwm << 2));
86
+	writel(val, lpc32xx->base);
87
87
 
88
88
 	clk_disable_unprepare(lpc32xx->clk);
89
89
 }
..
..
@@ -121,9 +121,9 @@
121
121
 	lpc32xx->chip.base = -1;
122
122
 
123
123
 	/* If PWM is disabled, configure the output to the default value */
124
-	val = readl(lpc32xx->base + (lpc32xx->chip.pwms[0].hwpwm << 2));
124
+	val = readl(lpc32xx->base);
125
125
 	val &= ~PWM_PIN_LEVEL;
126
-	writel(val, lpc32xx->base + (lpc32xx->chip.pwms[0].hwpwm << 2));
126
+	writel(val, lpc32xx->base);
127
127
 
128
128
 	ret = pwmchip_add(&lpc32xx->chip);
129
129
 	if (ret < 0) {