.. | .. |
---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-only WITH Linux-syscall-note */ |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright (C) 2012 ARM Ltd. |
---|
3 | 4 | * Copyright (C) 2015 Regents of the University of California |
---|
4 | | - * |
---|
5 | | - * This program is free software; you can redistribute it and/or modify |
---|
6 | | - * it under the terms of the GNU General Public License version 2 as |
---|
7 | | - * published by the Free Software Foundation. |
---|
8 | | - * |
---|
9 | | - * This program is distributed in the hope that it will be useful, |
---|
10 | | - * but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
11 | | - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
---|
12 | | - * GNU General Public License for more details. |
---|
13 | | - * |
---|
14 | | - * You should have received a copy of the GNU General Public License |
---|
15 | | - * along with this program. If not, see <http://www.gnu.org/licenses/>. |
---|
16 | 5 | */ |
---|
17 | 6 | |
---|
18 | 7 | #ifndef _UAPI_ASM_RISCV_AUXVEC_H |
---|
.. | .. |
---|
21 | 10 | /* vDSO location */ |
---|
22 | 11 | #define AT_SYSINFO_EHDR 33 |
---|
23 | 12 | |
---|
| 13 | +/* |
---|
| 14 | + * The set of entries below represent more extensive information |
---|
| 15 | + * about the caches, in the form of two entry per cache type, |
---|
| 16 | + * one entry containing the cache size in bytes, and the other |
---|
| 17 | + * containing the cache line size in bytes in the bottom 16 bits |
---|
| 18 | + * and the cache associativity in the next 16 bits. |
---|
| 19 | + * |
---|
| 20 | + * The associativity is such that if N is the 16-bit value, the |
---|
| 21 | + * cache is N way set associative. A value if 0xffff means fully |
---|
| 22 | + * associative, a value of 1 means directly mapped. |
---|
| 23 | + * |
---|
| 24 | + * For all these fields, a value of 0 means that the information |
---|
| 25 | + * is not known. |
---|
| 26 | + */ |
---|
| 27 | +#define AT_L1I_CACHESIZE 40 |
---|
| 28 | +#define AT_L1I_CACHEGEOMETRY 41 |
---|
| 29 | +#define AT_L1D_CACHESIZE 42 |
---|
| 30 | +#define AT_L1D_CACHEGEOMETRY 43 |
---|
| 31 | +#define AT_L2_CACHESIZE 44 |
---|
| 32 | +#define AT_L2_CACHEGEOMETRY 45 |
---|
| 33 | + |
---|
24 | 34 | /* entries in ARCH_DLINFO */ |
---|
25 | | -#define AT_VECTOR_SIZE_ARCH 1 |
---|
| 35 | +#define AT_VECTOR_SIZE_ARCH 7 |
---|
26 | 36 | |
---|
27 | 37 | #endif /* _UAPI_ASM_RISCV_AUXVEC_H */ |
---|