.. | .. |
---|
3 | 3 | * Copyright (C) 2020 SiFive |
---|
4 | 4 | */ |
---|
5 | 5 | |
---|
| 6 | +#ifndef _ASM_RISCV_INSN_H |
---|
| 7 | +#define _ASM_RISCV_INSN_H |
---|
| 8 | + |
---|
6 | 9 | #include <linux/bits.h> |
---|
7 | 10 | |
---|
8 | 11 | /* The bit field of immediate value in I-type instruction */ |
---|
.. | .. |
---|
125 | 128 | #define FUNCT3_C_J 0xa000 |
---|
126 | 129 | #define FUNCT3_C_JAL 0x2000 |
---|
127 | 130 | #define FUNCT4_C_JR 0x8000 |
---|
128 | | -#define FUNCT4_C_JALR 0xf000 |
---|
| 131 | +#define FUNCT4_C_JALR 0x9000 |
---|
129 | 132 | |
---|
130 | 133 | #define FUNCT12_SRET 0x10200000 |
---|
131 | 134 | |
---|
.. | .. |
---|
217 | 220 | (RVC_X(x_, RVC_B_IMM_5_OPOFF, RVC_B_IMM_5_MASK) << RVC_B_IMM_5_OFF) | \ |
---|
218 | 221 | (RVC_X(x_, RVC_B_IMM_7_6_OPOFF, RVC_B_IMM_7_6_MASK) << RVC_B_IMM_7_6_OFF) | \ |
---|
219 | 222 | (RVC_IMM_SIGN(x_) << RVC_B_IMM_SIGN_OFF); }) |
---|
| 223 | + |
---|
| 224 | +#endif /* _ASM_RISCV_INSN_H */ |
---|