| .. | .. |
|---|
| 94 | 94 | cpu0: PowerPC,e500mc@0 { |
|---|
| 95 | 95 | device_type = "cpu"; |
|---|
| 96 | 96 | reg = <0>; |
|---|
| 97 | | - clocks = <&mux0>; |
|---|
| 97 | + clocks = <&clockgen 1 0>; |
|---|
| 98 | 98 | next-level-cache = <&L2_0>; |
|---|
| 99 | 99 | fsl,portid-mapping = <0x80000000>; |
|---|
| 100 | 100 | L2_0: l2-cache { |
|---|
| .. | .. |
|---|
| 104 | 104 | cpu1: PowerPC,e500mc@1 { |
|---|
| 105 | 105 | device_type = "cpu"; |
|---|
| 106 | 106 | reg = <1>; |
|---|
| 107 | | - clocks = <&mux1>; |
|---|
| 107 | + clocks = <&clockgen 1 1>; |
|---|
| 108 | 108 | next-level-cache = <&L2_1>; |
|---|
| 109 | 109 | fsl,portid-mapping = <0x40000000>; |
|---|
| 110 | 110 | L2_1: l2-cache { |
|---|
| .. | .. |
|---|
| 114 | 114 | cpu2: PowerPC,e500mc@2 { |
|---|
| 115 | 115 | device_type = "cpu"; |
|---|
| 116 | 116 | reg = <2>; |
|---|
| 117 | | - clocks = <&mux2>; |
|---|
| 117 | + clocks = <&clockgen 1 2>; |
|---|
| 118 | 118 | next-level-cache = <&L2_2>; |
|---|
| 119 | 119 | fsl,portid-mapping = <0x20000000>; |
|---|
| 120 | 120 | L2_2: l2-cache { |
|---|
| .. | .. |
|---|
| 124 | 124 | cpu3: PowerPC,e500mc@3 { |
|---|
| 125 | 125 | device_type = "cpu"; |
|---|
| 126 | 126 | reg = <3>; |
|---|
| 127 | | - clocks = <&mux3>; |
|---|
| 127 | + clocks = <&clockgen 1 3>; |
|---|
| 128 | 128 | next-level-cache = <&L2_3>; |
|---|
| 129 | 129 | fsl,portid-mapping = <0x10000000>; |
|---|
| 130 | 130 | L2_3: l2-cache { |
|---|
| .. | .. |
|---|
| 134 | 134 | cpu4: PowerPC,e500mc@4 { |
|---|
| 135 | 135 | device_type = "cpu"; |
|---|
| 136 | 136 | reg = <4>; |
|---|
| 137 | | - clocks = <&mux4>; |
|---|
| 137 | + clocks = <&clockgen 1 4>; |
|---|
| 138 | 138 | next-level-cache = <&L2_4>; |
|---|
| 139 | 139 | fsl,portid-mapping = <0x08000000>; |
|---|
| 140 | 140 | L2_4: l2-cache { |
|---|
| .. | .. |
|---|
| 144 | 144 | cpu5: PowerPC,e500mc@5 { |
|---|
| 145 | 145 | device_type = "cpu"; |
|---|
| 146 | 146 | reg = <5>; |
|---|
| 147 | | - clocks = <&mux5>; |
|---|
| 147 | + clocks = <&clockgen 1 5>; |
|---|
| 148 | 148 | next-level-cache = <&L2_5>; |
|---|
| 149 | 149 | fsl,portid-mapping = <0x04000000>; |
|---|
| 150 | 150 | L2_5: l2-cache { |
|---|
| .. | .. |
|---|
| 154 | 154 | cpu6: PowerPC,e500mc@6 { |
|---|
| 155 | 155 | device_type = "cpu"; |
|---|
| 156 | 156 | reg = <6>; |
|---|
| 157 | | - clocks = <&mux6>; |
|---|
| 157 | + clocks = <&clockgen 1 6>; |
|---|
| 158 | 158 | next-level-cache = <&L2_6>; |
|---|
| 159 | 159 | fsl,portid-mapping = <0x02000000>; |
|---|
| 160 | 160 | L2_6: l2-cache { |
|---|
| .. | .. |
|---|
| 164 | 164 | cpu7: PowerPC,e500mc@7 { |
|---|
| 165 | 165 | device_type = "cpu"; |
|---|
| 166 | 166 | reg = <7>; |
|---|
| 167 | | - clocks = <&mux7>; |
|---|
| 167 | + clocks = <&clockgen 1 7>; |
|---|
| 168 | 168 | next-level-cache = <&L2_7>; |
|---|
| 169 | 169 | fsl,portid-mapping = <0x01000000>; |
|---|
| 170 | 170 | L2_7: l2-cache { |
|---|