| .. | .. |
|---|
| 89 | 89 | cpu0: PowerPC,e500mc@0 { |
|---|
| 90 | 90 | device_type = "cpu"; |
|---|
| 91 | 91 | reg = <0>; |
|---|
| 92 | | - clocks = <&mux0>; |
|---|
| 92 | + clocks = <&clockgen 1 0>; |
|---|
| 93 | 93 | next-level-cache = <&L2_0>; |
|---|
| 94 | 94 | fsl,portid-mapping = <0x80000000>; |
|---|
| 95 | 95 | L2_0: l2-cache { |
|---|
| .. | .. |
|---|
| 99 | 99 | cpu1: PowerPC,e500mc@1 { |
|---|
| 100 | 100 | device_type = "cpu"; |
|---|
| 101 | 101 | reg = <1>; |
|---|
| 102 | | - clocks = <&mux1>; |
|---|
| 102 | + clocks = <&clockgen 1 1>; |
|---|
| 103 | 103 | next-level-cache = <&L2_1>; |
|---|
| 104 | 104 | fsl,portid-mapping = <0x40000000>; |
|---|
| 105 | 105 | L2_1: l2-cache { |
|---|
| .. | .. |
|---|
| 109 | 109 | cpu2: PowerPC,e500mc@2 { |
|---|
| 110 | 110 | device_type = "cpu"; |
|---|
| 111 | 111 | reg = <2>; |
|---|
| 112 | | - clocks = <&mux2>; |
|---|
| 112 | + clocks = <&clockgen 1 2>; |
|---|
| 113 | 113 | next-level-cache = <&L2_2>; |
|---|
| 114 | 114 | fsl,portid-mapping = <0x20000000>; |
|---|
| 115 | 115 | L2_2: l2-cache { |
|---|
| .. | .. |
|---|
| 119 | 119 | cpu3: PowerPC,e500mc@3 { |
|---|
| 120 | 120 | device_type = "cpu"; |
|---|
| 121 | 121 | reg = <3>; |
|---|
| 122 | | - clocks = <&mux3>; |
|---|
| 122 | + clocks = <&clockgen 1 3>; |
|---|
| 123 | 123 | next-level-cache = <&L2_3>; |
|---|
| 124 | 124 | fsl,portid-mapping = <0x10000000>; |
|---|
| 125 | 125 | L2_3: l2-cache { |
|---|