| .. | .. |
|---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
|---|
| 1 | 2 | /* |
|---|
| 2 | | - * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/ |
|---|
| 3 | | - * |
|---|
| 4 | | - * This program is free software; you can redistribute it and/or modify |
|---|
| 5 | | - * it under the terms of the GNU General Public License version 2 as |
|---|
| 6 | | - * published by the Free Software Foundation. |
|---|
| 3 | + * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ |
|---|
| 7 | 4 | */ |
|---|
| 8 | 5 | /dts-v1/; |
|---|
| 9 | 6 | |
|---|
| .. | .. |
|---|
| 38 | 35 | regulator-max-microvolt = <1800000>; |
|---|
| 39 | 36 | }; |
|---|
| 40 | 37 | |
|---|
| 38 | + reserved-memory { |
|---|
| 39 | + #address-cells = <2>; |
|---|
| 40 | + #size-cells = <2>; |
|---|
| 41 | + ranges; |
|---|
| 42 | + |
|---|
| 43 | + ipu2_memory_region: ipu2-memory@95800000 { |
|---|
| 44 | + compatible = "shared-dma-pool"; |
|---|
| 45 | + reg = <0x0 0x95800000 0x0 0x3800000>; |
|---|
| 46 | + reusable; |
|---|
| 47 | + status = "okay"; |
|---|
| 48 | + }; |
|---|
| 49 | + |
|---|
| 50 | + dsp1_memory_region: dsp1-memory@99000000 { |
|---|
| 51 | + compatible = "shared-dma-pool"; |
|---|
| 52 | + reg = <0x0 0x99000000 0x0 0x4000000>; |
|---|
| 53 | + reusable; |
|---|
| 54 | + status = "okay"; |
|---|
| 55 | + }; |
|---|
| 56 | + |
|---|
| 57 | + ipu1_memory_region: ipu1-memory@9d000000 { |
|---|
| 58 | + compatible = "shared-dma-pool"; |
|---|
| 59 | + reg = <0x0 0x9d000000 0x0 0x2000000>; |
|---|
| 60 | + reusable; |
|---|
| 61 | + status = "okay"; |
|---|
| 62 | + }; |
|---|
| 63 | + |
|---|
| 64 | + dsp2_memory_region: dsp2-memory@9f000000 { |
|---|
| 65 | + compatible = "shared-dma-pool"; |
|---|
| 66 | + reg = <0x0 0x9f000000 0x0 0x800000>; |
|---|
| 67 | + reusable; |
|---|
| 68 | + status = "okay"; |
|---|
| 69 | + }; |
|---|
| 70 | + }; |
|---|
| 71 | + |
|---|
| 41 | 72 | evm_3v3_sd: fixedregulator-sd { |
|---|
| 42 | 73 | compatible = "regulator-fixed"; |
|---|
| 43 | 74 | regulator-name = "evm_3v3_sd"; |
|---|
| .. | .. |
|---|
| 64 | 95 | regulator-max-microvolt = <1800000>; |
|---|
| 65 | 96 | }; |
|---|
| 66 | 97 | |
|---|
| 67 | | - evm_3v3: fixedregulator-evm3v3 { |
|---|
| 98 | + vsys_3v3: fixedregulator-vsys3v3 { |
|---|
| 68 | 99 | /* Output of Cntlr A of TPS43351-Q1 on dra7-evm */ |
|---|
| 69 | 100 | compatible = "regulator-fixed"; |
|---|
| 70 | | - regulator-name = "evm_3v3"; |
|---|
| 101 | + regulator-name = "vsys_3v3"; |
|---|
| 71 | 102 | regulator-min-microvolt = <3300000>; |
|---|
| 72 | 103 | regulator-max-microvolt = <3300000>; |
|---|
| 73 | 104 | vin-supply = <&evm_12v0>; |
|---|
| .. | .. |
|---|
| 501 | 532 | phy-supply = <&ldousb_reg>; |
|---|
| 502 | 533 | }; |
|---|
| 503 | 534 | |
|---|
| 504 | | -&gpio7 { |
|---|
| 535 | +&gpio7_target { |
|---|
| 505 | 536 | ti,no-reset-on-init; |
|---|
| 506 | 537 | ti,no-idle-on-init; |
|---|
| 507 | 538 | }; |
|---|
| 508 | 539 | |
|---|
| 509 | | -&mac { |
|---|
| 540 | +&mac_sw { |
|---|
| 510 | 541 | status = "okay"; |
|---|
| 511 | | - dual_emac; |
|---|
| 512 | 542 | }; |
|---|
| 513 | 543 | |
|---|
| 514 | | -&cpsw_emac0 { |
|---|
| 515 | | - phy_id = <&davinci_mdio>, <2>; |
|---|
| 544 | +&cpsw_port1 { |
|---|
| 545 | + phy-handle = <ðphy0>; |
|---|
| 516 | 546 | phy-mode = "rgmii"; |
|---|
| 517 | | - dual_emac_res_vlan = <1>; |
|---|
| 547 | + ti,dual-emac-pvid = <1>; |
|---|
| 518 | 548 | }; |
|---|
| 519 | 549 | |
|---|
| 520 | | -&cpsw_emac1 { |
|---|
| 521 | | - phy_id = <&davinci_mdio>, <3>; |
|---|
| 550 | +&cpsw_port2 { |
|---|
| 551 | + phy-handle = <ðphy1>; |
|---|
| 522 | 552 | phy-mode = "rgmii"; |
|---|
| 523 | | - dual_emac_res_vlan = <2>; |
|---|
| 553 | + ti,dual-emac-pvid = <2>; |
|---|
| 554 | +}; |
|---|
| 555 | + |
|---|
| 556 | +&davinci_mdio_sw { |
|---|
| 557 | + ethphy0: ethernet-phy@2 { |
|---|
| 558 | + reg = <2>; |
|---|
| 559 | + }; |
|---|
| 560 | + |
|---|
| 561 | + ethphy1: ethernet-phy@3 { |
|---|
| 562 | + reg = <3>; |
|---|
| 563 | + }; |
|---|
| 524 | 564 | }; |
|---|
| 525 | 565 | |
|---|
| 526 | 566 | &dcan1 { |
|---|
| 527 | | - status = "ok"; |
|---|
| 567 | + status = "okay"; |
|---|
| 528 | 568 | pinctrl-names = "default", "sleep", "active"; |
|---|
| 529 | 569 | pinctrl-0 = <&dcan1_pins_sleep>; |
|---|
| 530 | 570 | pinctrl-1 = <&dcan1_pins_sleep>; |
|---|
| 531 | 571 | pinctrl-2 = <&dcan1_pins_default>; |
|---|
| 532 | 572 | }; |
|---|
| 573 | + |
|---|
| 574 | +&ipu2 { |
|---|
| 575 | + status = "okay"; |
|---|
| 576 | + memory-region = <&ipu2_memory_region>; |
|---|
| 577 | +}; |
|---|
| 578 | + |
|---|
| 579 | +&ipu1 { |
|---|
| 580 | + status = "okay"; |
|---|
| 581 | + memory-region = <&ipu1_memory_region>; |
|---|
| 582 | +}; |
|---|
| 583 | + |
|---|
| 584 | +&dsp1 { |
|---|
| 585 | + status = "okay"; |
|---|
| 586 | + memory-region = <&dsp1_memory_region>; |
|---|
| 587 | +}; |
|---|
| 588 | + |
|---|
| 589 | +&dsp2 { |
|---|
| 590 | + status = "okay"; |
|---|
| 591 | + memory-region = <&dsp2_memory_region>; |
|---|
| 592 | +}; |
|---|