add driver 5G

hc

2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2

 kernel/include/soc/tegra/fuse.h
..
..
@@ -1,17 +1,6 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
3
- *
4
- * This program is free software; you can redistribute it and/or modify it
5
- * under the terms and conditions of the GNU General Public License,
6
- * version 2, as published by the Free Software Foundation.
7
- *
8
- * This program is distributed in the hope it will be useful, but WITHOUT
9
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
11
- * more details.
12
- *
13
- * You should have received a copy of the GNU General Public License
14
- * along with this program.  If not, see <http://www.gnu.org/licenses/>.
15
4
  */
16
5
 
17
6
 #ifndef __SOC_TEGRA_FUSE_H__
..
..
@@ -23,6 +12,9 @@
23
12
 #define TEGRA124	0x40
24
13
 #define TEGRA132	0x13
25
14
 #define TEGRA210	0x21
15
+#define TEGRA186	0x18
16
+#define TEGRA194	0x19
17
+#define TEGRA234	0x23
26
18
 
27
19
 #define TEGRA_FUSE_SKU_CALIB_0	0xf0
28
20
 #define TEGRA30_FUSE_SATA_CALIB	0x124
..
..
@@ -32,6 +24,8 @@
32
24
 
33
25
 u32 tegra_read_chipid(void);
34
26
 u8 tegra_get_chip_id(void);
27
+u8 tegra_get_platform(void);
28
+bool tegra_is_silicon(void);
35
29
 
36
30
 enum tegra_revision {
37
31
 	TEGRA_REVISION_UNKNOWN = 0,
..
..
@@ -60,7 +54,6 @@
60
54
 
61
55
 u32 tegra_read_straps(void);
62
56
 u32 tegra_read_ram_code(void);
63
-u32 tegra_read_chipid(void);
64
57
 int tegra_fuse_readl(unsigned long offset, u32 *value);
65
58
 
66
59
 extern struct tegra_sku_info tegra_sku_info;