add driver 5G

hc

2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2

 kernel/include/dt-bindings/clock/rk3368-cru.h
..
..
@@ -1,15 +1,6 @@
1
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
1
2
 /*
2
3
  * Copyright (c) 2015 Heiko Stuebner <heiko@sntech.de>
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License as published by
6
- * the Free Software Foundation; either version 2 of the License, or
7
- * (at your option) any later version.
8
- *
9
- * This program is distributed in the hope that it will be useful,
10
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
11
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12
- * GNU General Public License for more details.
13
4
  */
14
5
 
15
6
 #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3368_H
..
..
@@ -81,19 +72,12 @@
81
72
 #define SCLK_SFC		126
82
73
 #define SCLK_MAC		127
83
74
 #define SCLK_MACREF_OUT		128
84
-#define SCLK_MIPIDSI_24M	129
85
-#define SCLK_CRYPTO		130
86
-#define SCLK_VIP_SRC		131
87
-#define SCLK_VIP_OUT		132
88
75
 #define SCLK_TIMER10		133
89
76
 #define SCLK_TIMER11		134
90
77
 #define SCLK_TIMER12		135
91
78
 #define SCLK_TIMER13		136
92
79
 #define SCLK_TIMER14		137
93
80
 #define SCLK_TIMER15		138
94
-#define SCLK_DDRCLK		139
95
-#define SCLK_TSP		140
96
-#define SCLK_HSADC_TSP		141
97
81
 
98
82
 #define DCLK_VOP		190
99
83
 #define MCLK_CRYPTO		191
..
..
@@ -164,13 +148,9 @@
164
148
 #define PCLK_ISP		366
165
149
 #define PCLK_VIP		367
166
150
 #define PCLK_WDT		368
167
-#define PCLK_DPHYRX		369
168
-#define PCLK_DPHYTX0		370
169
-#define PCLK_EFUSE256		371
170
-#define PCLK_EFUSE1024		372
151
+#define PCLK_EFUSE256		369
171
152
 
172
153
 /* hclk gates */
173
-#define HCLK_USB_PERI		447
174
154
 #define HCLK_SFC		448
175
155
 #define HCLK_OTG0		449
176
156
 #define HCLK_HOST0		450