add driver 5G

hc

2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2

 kernel/include/dt-bindings/clock/rk3228-cru.h
..
..
@@ -1,16 +1,7 @@
1
+/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
1
2
 /*
2
3
  * Copyright (c) 2015 Rockchip Electronics Co. Ltd.
3
4
  * Author: Jeffy Chen <jeffy.chen@rock-chips.com>
4
- *
5
- * This program is free software; you can redistribute it and/or modify
6
- * it under the terms of the GNU General Public License as published by
7
- * the Free Software Foundation; either version 2 of the License, or
8
- * (at your option) any later version.
9
- *
10
- * This program is distributed in the hope that it will be useful,
11
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
12
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
- * GNU General Public License for more details.
14
5
  */
15
6
 
16
7
 #ifndef _DT_BINDINGS_CLK_ROCKCHIP_RK3228_H
..
..
@@ -73,12 +64,11 @@
73
64
 #define SCLK_WIFI		141
74
65
 #define SCLK_OTGPHY0		142
75
66
 #define SCLK_OTGPHY1		143
76
-#define SCLK_DDRC		144
67
+#define SCLK_HDMI_PHY		144
77
68
 
78
69
 /* dclk gates */
79
70
 #define DCLK_VOP		190
80
71
 #define DCLK_HDMI_PHY		191
81
-#define HDMIPHY			192
82
72
 
83
73
 /* aclk gates */
84
74
 #define ACLK_DMAC		194
..
..
@@ -125,7 +115,6 @@
125
115
 #define PCLK_HDMI_CTRL		364
126
116
 #define PCLK_HDMI_PHY		365
127
117
 #define PCLK_GMAC		367
128
-#define PCLK_ACODECPHY		368
129
118
 
130
119
 /* hclk gates */
131
120
 #define HCLK_I2S0_8CH		442