.. | .. |
---|
629 | 629 | return 0; |
---|
630 | 630 | } |
---|
631 | 631 | |
---|
632 | | -static struct regulator_ops ti_abb_reg_ops = { |
---|
| 632 | +static const struct regulator_ops ti_abb_reg_ops = { |
---|
633 | 633 | .list_voltage = regulator_list_voltage_table, |
---|
634 | 634 | |
---|
635 | 635 | .set_voltage_sel = ti_abb_set_voltage_sel, |
---|
.. | .. |
---|
758 | 758 | * We may have shared interrupt register offsets which are |
---|
759 | 759 | * write-1-to-clear between domains ensuring exclusivity. |
---|
760 | 760 | */ |
---|
761 | | - abb->int_base = devm_ioremap_nocache(dev, res->start, |
---|
| 761 | + abb->int_base = devm_ioremap(dev, res->start, |
---|
762 | 762 | resource_size(res)); |
---|
763 | 763 | if (!abb->int_base) { |
---|
764 | 764 | dev_err(dev, "Unable to map '%s'\n", pname); |
---|
.. | .. |
---|
778 | 778 | * We may have shared efuse register offsets which are read-only |
---|
779 | 779 | * between domains |
---|
780 | 780 | */ |
---|
781 | | - abb->efuse_base = devm_ioremap_nocache(dev, res->start, |
---|
| 781 | + abb->efuse_base = devm_ioremap(dev, res->start, |
---|
782 | 782 | resource_size(res)); |
---|
783 | 783 | if (!abb->efuse_base) { |
---|
784 | 784 | dev_err(dev, "Unable to map '%s'\n", pname); |
---|