forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2
kernel/arch/arm/boot/dts/stm32f4-pinctrl.dtsi
....@@ -163,7 +163,7 @@
163163 st,bank-name = "GPIOK";
164164 };
165165
166
- usart1_pins_a: usart1@0 {
166
+ usart1_pins_a: usart1-0 {
167167 pins1 {
168168 pinmux = <STM32_PINMUX('A', 9, AF7)>; /* USART1_TX */
169169 bias-disable;
....@@ -176,7 +176,7 @@
176176 };
177177 };
178178
179
- usart3_pins_a: usart3@0 {
179
+ usart3_pins_a: usart3-0 {
180180 pins1 {
181181 pinmux = <STM32_PINMUX('B', 10, AF7)>; /* USART3_TX */
182182 bias-disable;
....@@ -189,7 +189,7 @@
189189 };
190190 };
191191
192
- usbotg_fs_pins_a: usbotg_fs@0 {
192
+ usbotg_fs_pins_a: usbotg-fs-0 {
193193 pins {
194194 pinmux = <STM32_PINMUX('A', 10, AF10)>, /* OTG_FS_ID */
195195 <STM32_PINMUX('A', 11, AF10)>, /* OTG_FS_DM */
....@@ -200,7 +200,7 @@
200200 };
201201 };
202202
203
- usbotg_fs_pins_b: usbotg_fs@1 {
203
+ usbotg_fs_pins_b: usbotg-fs-1 {
204204 pins {
205205 pinmux = <STM32_PINMUX('B', 12, AF12)>, /* OTG_HS_ID */
206206 <STM32_PINMUX('B', 14, AF12)>, /* OTG_HS_DM */
....@@ -211,7 +211,7 @@
211211 };
212212 };
213213
214
- usbotg_hs_pins_a: usbotg_hs@0 {
214
+ usbotg_hs_pins_a: usbotg-hs-0 {
215215 pins {
216216 pinmux = <STM32_PINMUX('H', 4, AF10)>, /* OTG_HS_ULPI_NXT*/
217217 <STM32_PINMUX('I', 11, AF10)>, /* OTG_HS_ULPI_DIR */
....@@ -231,7 +231,7 @@
231231 };
232232 };
233233
234
- ethernet_mii: mii@0 {
234
+ ethernet_mii: mii-0 {
235235 pins {
236236 pinmux = <STM32_PINMUX('G', 13, AF11)>, /* ETH_MII_TXD0_ETH_RMII_TXD0 */
237237 <STM32_PINMUX('G', 14, AF11)>, /* ETH_MII_TXD1_ETH_RMII_TXD1 */
....@@ -251,13 +251,13 @@
251251 };
252252 };
253253
254
- adc3_in8_pin: adc@200 {
254
+ adc3_in8_pin: adc-200 {
255255 pins {
256256 pinmux = <STM32_PINMUX('F', 10, ANALOG)>;
257257 };
258258 };
259259
260
- pwm1_pins: pwm@1 {
260
+ pwm1_pins: pwm1-0 {
261261 pins {
262262 pinmux = <STM32_PINMUX('A', 8, AF1)>, /* TIM1_CH1 */
263263 <STM32_PINMUX('B', 13, AF1)>, /* TIM1_CH1N */
....@@ -265,14 +265,14 @@
265265 };
266266 };
267267
268
- pwm3_pins: pwm@3 {
268
+ pwm3_pins: pwm3-0 {
269269 pins {
270270 pinmux = <STM32_PINMUX('B', 4, AF2)>, /* TIM3_CH1 */
271271 <STM32_PINMUX('B', 5, AF2)>; /* TIM3_CH2 */
272272 };
273273 };
274274
275
- i2c1_pins: i2c1@0 {
275
+ i2c1_pins: i2c1-0 {
276276 pins {
277277 pinmux = <STM32_PINMUX('B', 9, AF4)>, /* I2C1_SDA */
278278 <STM32_PINMUX('B', 6, AF4)>; /* I2C1_SCL */
....@@ -282,7 +282,7 @@
282282 };
283283 };
284284
285
- ltdc_pins: ltdc@0 {
285
+ ltdc_pins_a: ltdc-0 {
286286 pins {
287287 pinmux = <STM32_PINMUX('I', 12, AF14)>, /* LCD_HSYNC */
288288 <STM32_PINMUX('I', 13, AF14)>, /* LCD_VSYNC */
....@@ -316,7 +316,86 @@
316316 };
317317 };
318318
319
- dcmi_pins: dcmi@0 {
319
+ ltdc_pins_b: ltdc-1 {
320
+ pins {
321
+ pinmux = <STM32_PINMUX('C', 6, AF14)>,
322
+ /* LCD_HSYNC */
323
+ <STM32_PINMUX('A', 4, AF14)>,
324
+ /* LCD_VSYNC */
325
+ <STM32_PINMUX('G', 7, AF14)>,
326
+ /* LCD_CLK */
327
+ <STM32_PINMUX('C', 10, AF14)>,
328
+ /* LCD_R2 */
329
+ <STM32_PINMUX('B', 0, AF9)>,
330
+ /* LCD_R3 */
331
+ <STM32_PINMUX('A', 11, AF14)>,
332
+ /* LCD_R4 */
333
+ <STM32_PINMUX('A', 12, AF14)>,
334
+ /* LCD_R5 */
335
+ <STM32_PINMUX('B', 1, AF9)>,
336
+ /* LCD_R6*/
337
+ <STM32_PINMUX('G', 6, AF14)>,
338
+ /* LCD_R7 */
339
+ <STM32_PINMUX('A', 6, AF14)>,
340
+ /* LCD_G2 */
341
+ <STM32_PINMUX('G', 10, AF9)>,
342
+ /* LCD_G3 */
343
+ <STM32_PINMUX('B', 10, AF14)>,
344
+ /* LCD_G4 */
345
+ <STM32_PINMUX('D', 6, AF14)>,
346
+ /* LCD_B2 */
347
+ <STM32_PINMUX('G', 11, AF14)>,
348
+ /* LCD_B3*/
349
+ <STM32_PINMUX('B', 11, AF14)>,
350
+ /* LCD_G5 */
351
+ <STM32_PINMUX('C', 7, AF14)>,
352
+ /* LCD_G6 */
353
+ <STM32_PINMUX('D', 3, AF14)>,
354
+ /* LCD_G7 */
355
+ <STM32_PINMUX('G', 12, AF9)>,
356
+ /* LCD_B4 */
357
+ <STM32_PINMUX('A', 3, AF14)>,
358
+ /* LCD_B5 */
359
+ <STM32_PINMUX('B', 8, AF14)>,
360
+ /* LCD_B6 */
361
+ <STM32_PINMUX('B', 9, AF14)>,
362
+ /* LCD_B7 */
363
+ <STM32_PINMUX('F', 10, AF14)>;
364
+ /* LCD_DE */
365
+ slew-rate = <2>;
366
+ };
367
+ };
368
+
369
+ spi5_pins: spi5-0 {
370
+ pins1 {
371
+ pinmux = <STM32_PINMUX('F', 7, AF5)>,
372
+ /* SPI5_CLK */
373
+ <STM32_PINMUX('F', 9, AF5)>;
374
+ /* SPI5_MOSI */
375
+ bias-disable;
376
+ drive-push-pull;
377
+ slew-rate = <0>;
378
+ };
379
+ pins2 {
380
+ pinmux = <STM32_PINMUX('F', 8, AF5)>;
381
+ /* SPI5_MISO */
382
+ bias-disable;
383
+ };
384
+ };
385
+
386
+ i2c3_pins: i2c3-0 {
387
+ pins {
388
+ pinmux = <STM32_PINMUX('C', 9, AF4)>,
389
+ /* I2C3_SDA */
390
+ <STM32_PINMUX('A', 8, AF4)>;
391
+ /* I2C3_SCL */
392
+ bias-disable;
393
+ drive-open-drain;
394
+ slew-rate = <3>;
395
+ };
396
+ };
397
+
398
+ dcmi_pins: dcmi-0 {
320399 pins {
321400 pinmux = <STM32_PINMUX('A', 4, AF13)>, /* DCMI_HSYNC */
322401 <STM32_PINMUX('B', 7, AF13)>, /* DCMI_VSYNC */
....@@ -339,7 +418,7 @@
339418 };
340419 };
341420
342
- sdio_pins: sdio_pins@0 {
421
+ sdio_pins: sdio-pins-0 {
343422 pins {
344423 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDIO_D0 */
345424 <STM32_PINMUX('C', 9, AF12)>, /* SDIO_D1 */
....@@ -352,7 +431,7 @@
352431 };
353432 };
354433
355
- sdio_pins_od: sdio_pins_od@0 {
434
+ sdio_pins_od: sdio-pins-od-0 {
356435 pins1 {
357436 pinmux = <STM32_PINMUX('C', 8, AF12)>, /* SDIO_D0 */
358437 <STM32_PINMUX('C', 9, AF12)>, /* SDIO_D1 */