.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0 OR MIT |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright 2014 Carlo Caione <carlo@caione.org> |
---|
3 | | - * |
---|
4 | | - * This file is dual-licensed: you can use it either under the terms |
---|
5 | | - * of the GPL or the X11 license, at your option. Note that this dual |
---|
6 | | - * licensing only applies to this file, and not this project as a |
---|
7 | | - * whole. |
---|
8 | | - * |
---|
9 | | - * a) This library is free software; you can redistribute it and/or |
---|
10 | | - * modify it under the terms of the GNU General Public License as |
---|
11 | | - * published by the Free Software Foundation; either version 2 of the |
---|
12 | | - * License, or (at your option) any later version. |
---|
13 | | - * |
---|
14 | | - * This library is distributed in the hope that it will be useful, |
---|
15 | | - * but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
16 | | - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
---|
17 | | - * GNU General Public License for more details. |
---|
18 | | - * |
---|
19 | | - * You should have received a copy of the GNU General Public |
---|
20 | | - * License along with this library; if not, write to the Free |
---|
21 | | - * Software Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, |
---|
22 | | - * MA 02110-1301 USA |
---|
23 | | - * |
---|
24 | | - * Or, alternatively, |
---|
25 | | - * |
---|
26 | | - * b) Permission is hereby granted, free of charge, to any person |
---|
27 | | - * obtaining a copy of this software and associated documentation |
---|
28 | | - * files (the "Software"), to deal in the Software without |
---|
29 | | - * restriction, including without limitation the rights to use, |
---|
30 | | - * copy, modify, merge, publish, distribute, sublicense, and/or |
---|
31 | | - * sell copies of the Software, and to permit persons to whom the |
---|
32 | | - * Software is furnished to do so, subject to the following |
---|
33 | | - * conditions: |
---|
34 | | - * |
---|
35 | | - * The above copyright notice and this permission notice shall be |
---|
36 | | - * included in all copies or substantial portions of the Software. |
---|
37 | | - * |
---|
38 | | - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
---|
39 | | - * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES |
---|
40 | | - * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND |
---|
41 | | - * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT |
---|
42 | | - * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
---|
43 | | - * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
---|
44 | | - * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
---|
45 | | - * OTHER DEALINGS IN THE SOFTWARE. |
---|
46 | 4 | */ |
---|
47 | 5 | |
---|
48 | 6 | #include <dt-bindings/interrupt-controller/irq.h> |
---|
49 | 7 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
---|
50 | | -/include/ "skeleton.dtsi" |
---|
51 | 8 | |
---|
52 | 9 | / { |
---|
| 10 | + #address-cells = <1>; |
---|
| 11 | + #size-cells = <1>; |
---|
53 | 12 | interrupt-parent = <&gic>; |
---|
54 | | - |
---|
55 | | - L2: l2-cache-controller@c4200000 { |
---|
56 | | - compatible = "arm,pl310-cache"; |
---|
57 | | - reg = <0xc4200000 0x1000>; |
---|
58 | | - cache-unified; |
---|
59 | | - cache-level = <2>; |
---|
60 | | - }; |
---|
61 | | - |
---|
62 | | - gic: interrupt-controller@c4301000 { |
---|
63 | | - compatible = "arm,cortex-a9-gic"; |
---|
64 | | - reg = <0xc4301000 0x1000>, |
---|
65 | | - <0xc4300100 0x0100>; |
---|
66 | | - interrupt-controller; |
---|
67 | | - #interrupt-cells = <3>; |
---|
68 | | - }; |
---|
69 | 13 | |
---|
70 | 14 | soc { |
---|
71 | 15 | compatible = "simple-bus"; |
---|
.. | .. |
---|
79 | 23 | #address-cells = <1>; |
---|
80 | 24 | #size-cells = <1>; |
---|
81 | 25 | ranges = <0x0 0xc1100000 0x200000>; |
---|
| 26 | + |
---|
| 27 | + hhi: system-controller@4000 { |
---|
| 28 | + compatible = "amlogic,meson-hhi-sysctrl", |
---|
| 29 | + "simple-mfd", |
---|
| 30 | + "syscon"; |
---|
| 31 | + reg = <0x4000 0x400>; |
---|
| 32 | + }; |
---|
82 | 33 | |
---|
83 | 34 | assist: assist@7c00 { |
---|
84 | 35 | compatible = "amlogic,meson-mx-assist", "syscon"; |
---|
.. | .. |
---|
182 | 133 | status = "disabled"; |
---|
183 | 134 | }; |
---|
184 | 135 | |
---|
| 136 | + sdhc: mmc@8e00 { |
---|
| 137 | + compatible = "amlogic,meson-mx-sdhc"; |
---|
| 138 | + reg = <0x8e00 0x42>; |
---|
| 139 | + interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>; |
---|
| 140 | + status = "disabled"; |
---|
| 141 | + }; |
---|
| 142 | + |
---|
185 | 143 | gpio_intc: interrupt-controller@9880 { |
---|
186 | 144 | compatible = "amlogic,meson-gpio-intc"; |
---|
187 | 145 | reg = <0x9880 0x10>; |
---|
.. | .. |
---|
197 | 155 | interrupts = <GIC_SPI 0 IRQ_TYPE_EDGE_RISING>; |
---|
198 | 156 | }; |
---|
199 | 157 | |
---|
200 | | - timer@9940 { |
---|
| 158 | + timer_abcde: timer@9940 { |
---|
201 | 159 | compatible = "amlogic,meson6-timer"; |
---|
202 | 160 | reg = <0x9940 0x18>; |
---|
203 | | - interrupts = <GIC_SPI 10 IRQ_TYPE_EDGE_RISING>; |
---|
| 161 | + interrupts = <GIC_SPI 10 IRQ_TYPE_EDGE_RISING>, |
---|
| 162 | + <GIC_SPI 11 IRQ_TYPE_EDGE_RISING>, |
---|
| 163 | + <GIC_SPI 6 IRQ_TYPE_EDGE_RISING>, |
---|
| 164 | + <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; |
---|
| 165 | + }; |
---|
| 166 | + }; |
---|
| 167 | + |
---|
| 168 | + L2: cache-controller@c4200000 { |
---|
| 169 | + compatible = "arm,pl310-cache"; |
---|
| 170 | + reg = <0xc4200000 0x1000>; |
---|
| 171 | + cache-unified; |
---|
| 172 | + cache-level = <2>; |
---|
| 173 | + }; |
---|
| 174 | + |
---|
| 175 | + periph: bus@c4300000 { |
---|
| 176 | + compatible = "simple-bus"; |
---|
| 177 | + reg = <0xc4300000 0x10000>; |
---|
| 178 | + #address-cells = <1>; |
---|
| 179 | + #size-cells = <1>; |
---|
| 180 | + ranges = <0x0 0xc4300000 0x10000>; |
---|
| 181 | + |
---|
| 182 | + gic: interrupt-controller@1000 { |
---|
| 183 | + compatible = "arm,cortex-a9-gic"; |
---|
| 184 | + reg = <0x1000 0x1000>, |
---|
| 185 | + <0x100 0x100>; |
---|
| 186 | + interrupt-controller; |
---|
| 187 | + #interrupt-cells = <3>; |
---|
204 | 188 | }; |
---|
205 | 189 | }; |
---|
206 | 190 | |
---|
.. | .. |
---|
233 | 217 | #size-cells = <0>; |
---|
234 | 218 | status = "disabled"; |
---|
235 | 219 | }; |
---|
| 220 | + |
---|
| 221 | + rtc: rtc@740 { |
---|
| 222 | + compatible = "amlogic,meson6-rtc"; |
---|
| 223 | + reg = <0x740 0x14>; |
---|
| 224 | + interrupts = <GIC_SPI 72 IRQ_TYPE_EDGE_RISING>; |
---|
| 225 | + #address-cells = <1>; |
---|
| 226 | + #size-cells = <1>; |
---|
| 227 | + status = "disabled"; |
---|
| 228 | + }; |
---|
236 | 229 | }; |
---|
237 | 230 | |
---|
238 | 231 | usb0: usb@c9040000 { |
---|
.. | .. |
---|
243 | 236 | interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>; |
---|
244 | 237 | phys = <&usb0_phy>; |
---|
245 | 238 | phy-names = "usb2-phy"; |
---|
| 239 | + g-rx-fifo-size = <512>; |
---|
| 240 | + g-np-tx-fifo-size = <500>; |
---|
| 241 | + g-tx-fifo-size = <256 192 128 128 128>; |
---|
246 | 242 | dr_mode = "host"; |
---|
247 | 243 | status = "disabled"; |
---|
248 | 244 | }; |
---|
.. | .. |
---|
296 | 292 | }; |
---|
297 | 293 | }; |
---|
298 | 294 | }; |
---|
| 295 | + |
---|
| 296 | + xtal: xtal-clk { |
---|
| 297 | + compatible = "fixed-clock"; |
---|
| 298 | + clock-frequency = <24000000>; |
---|
| 299 | + clock-output-names = "xtal"; |
---|
| 300 | + #clock-cells = <0>; |
---|
| 301 | + }; |
---|
299 | 302 | }; /* end of / */ |
---|