.. | .. |
---|
47 | 47 | spi1 = &ecspi2; |
---|
48 | 48 | spi2 = &ecspi3; |
---|
49 | 49 | spi3 = &ecspi4; |
---|
| 50 | + usb0 = &usbotg1; |
---|
| 51 | + usb1 = &usbotg2; |
---|
50 | 52 | usbphy0 = &usbphy1; |
---|
51 | 53 | usbphy1 = &usbphy2; |
---|
52 | 54 | }; |
---|
.. | .. |
---|
59 | 61 | compatible = "arm,cortex-a7"; |
---|
60 | 62 | device_type = "cpu"; |
---|
61 | 63 | reg = <0>; |
---|
| 64 | + clock-frequency = <696000000>; |
---|
62 | 65 | clock-latency = <61036>; /* two CLK32 periods */ |
---|
63 | 66 | #cooling-cells = <2>; |
---|
64 | | - operating-points = < |
---|
| 67 | + operating-points = |
---|
65 | 68 | /* kHz uV */ |
---|
66 | | - 696000 1275000 |
---|
67 | | - 528000 1175000 |
---|
68 | | - 396000 1025000 |
---|
69 | | - 198000 950000 |
---|
70 | | - >; |
---|
71 | | - fsl,soc-operating-points = < |
---|
| 69 | + <696000 1275000>, |
---|
| 70 | + <528000 1175000>, |
---|
| 71 | + <396000 1025000>, |
---|
| 72 | + <198000 950000>; |
---|
| 73 | + fsl,soc-operating-points = |
---|
72 | 74 | /* KHz uV */ |
---|
73 | | - 696000 1275000 |
---|
74 | | - 528000 1175000 |
---|
75 | | - 396000 1175000 |
---|
76 | | - 198000 1175000 |
---|
77 | | - >; |
---|
| 75 | + <696000 1275000>, |
---|
| 76 | + <528000 1175000>, |
---|
| 77 | + <396000 1175000>, |
---|
| 78 | + <198000 1175000>; |
---|
78 | 79 | clocks = <&clks IMX6UL_CLK_ARM>, |
---|
79 | 80 | <&clks IMX6UL_CLK_PLL2_BUS>, |
---|
80 | 81 | <&clks IMX6UL_CLK_PLL2_PFD2>, |
---|
.. | .. |
---|
92 | 93 | }; |
---|
93 | 94 | }; |
---|
94 | 95 | |
---|
95 | | - intc: interrupt-controller@a01000 { |
---|
96 | | - compatible = "arm,gic-400", "arm,cortex-a7-gic"; |
---|
97 | | - interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>; |
---|
98 | | - #interrupt-cells = <3>; |
---|
99 | | - interrupt-controller; |
---|
100 | | - interrupt-parent = <&intc>; |
---|
101 | | - reg = <0x00a01000 0x1000>, |
---|
102 | | - <0x00a02000 0x2000>, |
---|
103 | | - <0x00a04000 0x2000>, |
---|
104 | | - <0x00a06000 0x2000>; |
---|
105 | | - }; |
---|
106 | | - |
---|
107 | 96 | timer { |
---|
108 | 97 | compatible = "arm,armv7-timer"; |
---|
109 | | - interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
---|
110 | | - <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
---|
111 | | - <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>, |
---|
112 | | - <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>; |
---|
| 98 | + interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>, |
---|
| 99 | + <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>, |
---|
| 100 | + <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>, |
---|
| 101 | + <GIC_PPI 10 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_LOW)>; |
---|
113 | 102 | interrupt-parent = <&intc>; |
---|
114 | 103 | status = "disabled"; |
---|
115 | 104 | }; |
---|
.. | .. |
---|
142 | 131 | clock-output-names = "ipp_di1"; |
---|
143 | 132 | }; |
---|
144 | 133 | |
---|
145 | | - tempmon: tempmon { |
---|
146 | | - compatible = "fsl,imx6ul-tempmon", "fsl,imx6sx-tempmon"; |
---|
147 | | - interrupt-parent = <&gpc>; |
---|
148 | | - interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; |
---|
149 | | - fsl,tempmon = <&anatop>; |
---|
150 | | - nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>; |
---|
151 | | - nvmem-cell-names = "calib", "temp_grade"; |
---|
152 | | - clocks = <&clks IMX6UL_CLK_PLL3_USB_OTG>; |
---|
153 | | - }; |
---|
154 | | - |
---|
155 | 134 | pmu { |
---|
156 | 135 | compatible = "arm,cortex-a7-pmu"; |
---|
157 | 136 | interrupt-parent = <&gpc>; |
---|
158 | 137 | interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>; |
---|
159 | | - status = "disabled"; |
---|
160 | 138 | }; |
---|
161 | 139 | |
---|
162 | 140 | soc { |
---|
.. | .. |
---|
169 | 147 | ocram: sram@900000 { |
---|
170 | 148 | compatible = "mmio-sram"; |
---|
171 | 149 | reg = <0x00900000 0x20000>; |
---|
| 150 | + ranges = <0 0x00900000 0x20000>; |
---|
| 151 | + #address-cells = <1>; |
---|
| 152 | + #size-cells = <1>; |
---|
172 | 153 | }; |
---|
173 | 154 | |
---|
174 | | - dma_apbh: dma-apbh@1804000 { |
---|
| 155 | + intc: interrupt-controller@a01000 { |
---|
| 156 | + compatible = "arm,gic-400", "arm,cortex-a7-gic"; |
---|
| 157 | + interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(1) | IRQ_TYPE_LEVEL_HIGH)>; |
---|
| 158 | + #interrupt-cells = <3>; |
---|
| 159 | + interrupt-controller; |
---|
| 160 | + interrupt-parent = <&intc>; |
---|
| 161 | + reg = <0x00a01000 0x1000>, |
---|
| 162 | + <0x00a02000 0x2000>, |
---|
| 163 | + <0x00a04000 0x2000>, |
---|
| 164 | + <0x00a06000 0x2000>; |
---|
| 165 | + }; |
---|
| 166 | + |
---|
| 167 | + dma_apbh: dma-controller@1804000 { |
---|
175 | 168 | compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh"; |
---|
176 | 169 | reg = <0x01804000 0x2000>; |
---|
177 | 170 | interrupts = <0 13 IRQ_TYPE_LEVEL_HIGH>, |
---|
.. | .. |
---|
184 | 177 | clocks = <&clks IMX6UL_CLK_APBHDMA>; |
---|
185 | 178 | }; |
---|
186 | 179 | |
---|
187 | | - gpmi: gpmi-nand@1806000 { |
---|
| 180 | + gpmi: nand-controller@1806000 { |
---|
188 | 181 | compatible = "fsl,imx6q-gpmi-nand"; |
---|
189 | 182 | #address-cells = <1>; |
---|
190 | 183 | #size-cells = <1>; |
---|
.. | .. |
---|
204 | 197 | status = "disabled"; |
---|
205 | 198 | }; |
---|
206 | 199 | |
---|
207 | | - aips1: aips-bus@2000000 { |
---|
| 200 | + aips1: bus@2000000 { |
---|
208 | 201 | compatible = "fsl,aips-bus", "simple-bus"; |
---|
209 | 202 | #address-cells = <1>; |
---|
210 | 203 | #size-cells = <1>; |
---|
.. | .. |
---|
218 | 211 | reg = <0x02000000 0x40000>; |
---|
219 | 212 | ranges; |
---|
220 | 213 | |
---|
221 | | - ecspi1: ecspi@2008000 { |
---|
| 214 | + ecspi1: spi@2008000 { |
---|
222 | 215 | #address-cells = <1>; |
---|
223 | 216 | #size-cells = <0>; |
---|
224 | 217 | compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi"; |
---|
.. | .. |
---|
227 | 220 | clocks = <&clks IMX6UL_CLK_ECSPI1>, |
---|
228 | 221 | <&clks IMX6UL_CLK_ECSPI1>; |
---|
229 | 222 | clock-names = "ipg", "per"; |
---|
| 223 | + dmas = <&sdma 3 7 1>, <&sdma 4 7 2>; |
---|
| 224 | + dma-names = "rx", "tx"; |
---|
230 | 225 | status = "disabled"; |
---|
231 | 226 | }; |
---|
232 | 227 | |
---|
233 | | - ecspi2: ecspi@200c000 { |
---|
| 228 | + ecspi2: spi@200c000 { |
---|
234 | 229 | #address-cells = <1>; |
---|
235 | 230 | #size-cells = <0>; |
---|
236 | 231 | compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi"; |
---|
.. | .. |
---|
239 | 234 | clocks = <&clks IMX6UL_CLK_ECSPI2>, |
---|
240 | 235 | <&clks IMX6UL_CLK_ECSPI2>; |
---|
241 | 236 | clock-names = "ipg", "per"; |
---|
| 237 | + dmas = <&sdma 5 7 1>, <&sdma 6 7 2>; |
---|
| 238 | + dma-names = "rx", "tx"; |
---|
242 | 239 | status = "disabled"; |
---|
243 | 240 | }; |
---|
244 | 241 | |
---|
245 | | - ecspi3: ecspi@2010000 { |
---|
| 242 | + ecspi3: spi@2010000 { |
---|
246 | 243 | #address-cells = <1>; |
---|
247 | 244 | #size-cells = <0>; |
---|
248 | 245 | compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi"; |
---|
.. | .. |
---|
251 | 248 | clocks = <&clks IMX6UL_CLK_ECSPI3>, |
---|
252 | 249 | <&clks IMX6UL_CLK_ECSPI3>; |
---|
253 | 250 | clock-names = "ipg", "per"; |
---|
| 251 | + dmas = <&sdma 7 7 1>, <&sdma 8 7 2>; |
---|
| 252 | + dma-names = "rx", "tx"; |
---|
254 | 253 | status = "disabled"; |
---|
255 | 254 | }; |
---|
256 | 255 | |
---|
257 | | - ecspi4: ecspi@2014000 { |
---|
| 256 | + ecspi4: spi@2014000 { |
---|
258 | 257 | #address-cells = <1>; |
---|
259 | 258 | #size-cells = <0>; |
---|
260 | 259 | compatible = "fsl,imx6ul-ecspi", "fsl,imx51-ecspi"; |
---|
.. | .. |
---|
263 | 262 | clocks = <&clks IMX6UL_CLK_ECSPI4>, |
---|
264 | 263 | <&clks IMX6UL_CLK_ECSPI4>; |
---|
265 | 264 | clock-names = "ipg", "per"; |
---|
| 265 | + dmas = <&sdma 9 7 1>, <&sdma 10 7 2>; |
---|
| 266 | + dma-names = "rx", "tx"; |
---|
266 | 267 | status = "disabled"; |
---|
267 | 268 | }; |
---|
268 | 269 | |
---|
.. | .. |
---|
343 | 344 | dma-names = "rx", "tx"; |
---|
344 | 345 | status = "disabled"; |
---|
345 | 346 | }; |
---|
| 347 | + |
---|
| 348 | + asrc: asrc@2034000 { |
---|
| 349 | + compatible = "fsl,imx6ul-asrc", "fsl,imx53-asrc"; |
---|
| 350 | + reg = <0x2034000 0x4000>; |
---|
| 351 | + interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>; |
---|
| 352 | + clocks = <&clks IMX6UL_CLK_ASRC_IPG>, |
---|
| 353 | + <&clks IMX6UL_CLK_ASRC_MEM>, <&clks 0>, |
---|
| 354 | + <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, |
---|
| 355 | + <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, |
---|
| 356 | + <&clks 0>, <&clks 0>, <&clks 0>, <&clks 0>, |
---|
| 357 | + <&clks IMX6UL_CLK_SPDIF>, <&clks 0>, <&clks 0>, |
---|
| 358 | + <&clks IMX6UL_CLK_SPBA>; |
---|
| 359 | + clock-names = "mem", "ipg", "asrck_0", |
---|
| 360 | + "asrck_1", "asrck_2", "asrck_3", "asrck_4", |
---|
| 361 | + "asrck_5", "asrck_6", "asrck_7", "asrck_8", |
---|
| 362 | + "asrck_9", "asrck_a", "asrck_b", "asrck_c", |
---|
| 363 | + "asrck_d", "asrck_e", "asrck_f", "spba"; |
---|
| 364 | + dmas = <&sdma 17 23 1>, <&sdma 18 23 1>, <&sdma 19 23 1>, |
---|
| 365 | + <&sdma 20 23 1>, <&sdma 21 23 1>, <&sdma 22 23 1>; |
---|
| 366 | + dma-names = "rxa", "rxb", "rxc", |
---|
| 367 | + "txa", "txb", "txc"; |
---|
| 368 | + fsl,asrc-rate = <48000>; |
---|
| 369 | + fsl,asrc-width = <16>; |
---|
| 370 | + status = "okay"; |
---|
| 371 | + }; |
---|
346 | 372 | }; |
---|
347 | 373 | |
---|
348 | 374 | tsc: tsc@2040000 { |
---|
.. | .. |
---|
363 | 389 | clocks = <&clks IMX6UL_CLK_PWM1>, |
---|
364 | 390 | <&clks IMX6UL_CLK_PWM1>; |
---|
365 | 391 | clock-names = "ipg", "per"; |
---|
366 | | - #pwm-cells = <2>; |
---|
| 392 | + #pwm-cells = <3>; |
---|
367 | 393 | status = "disabled"; |
---|
368 | 394 | }; |
---|
369 | 395 | |
---|
.. | .. |
---|
374 | 400 | clocks = <&clks IMX6UL_CLK_PWM2>, |
---|
375 | 401 | <&clks IMX6UL_CLK_PWM2>; |
---|
376 | 402 | clock-names = "ipg", "per"; |
---|
377 | | - #pwm-cells = <2>; |
---|
| 403 | + #pwm-cells = <3>; |
---|
378 | 404 | status = "disabled"; |
---|
379 | 405 | }; |
---|
380 | 406 | |
---|
.. | .. |
---|
385 | 411 | clocks = <&clks IMX6UL_CLK_PWM3>, |
---|
386 | 412 | <&clks IMX6UL_CLK_PWM3>; |
---|
387 | 413 | clock-names = "ipg", "per"; |
---|
388 | | - #pwm-cells = <2>; |
---|
| 414 | + #pwm-cells = <3>; |
---|
389 | 415 | status = "disabled"; |
---|
390 | 416 | }; |
---|
391 | 417 | |
---|
.. | .. |
---|
396 | 422 | clocks = <&clks IMX6UL_CLK_PWM4>, |
---|
397 | 423 | <&clks IMX6UL_CLK_PWM4>; |
---|
398 | 424 | clock-names = "ipg", "per"; |
---|
399 | | - #pwm-cells = <2>; |
---|
| 425 | + #pwm-cells = <3>; |
---|
400 | 426 | status = "disabled"; |
---|
401 | 427 | }; |
---|
402 | 428 | |
---|
.. | .. |
---|
407 | 433 | clocks = <&clks IMX6UL_CLK_CAN1_IPG>, |
---|
408 | 434 | <&clks IMX6UL_CLK_CAN1_SERIAL>; |
---|
409 | 435 | clock-names = "ipg", "per"; |
---|
| 436 | + fsl,stop-mode = <&gpr 0x10 1 0x10 17>; |
---|
410 | 437 | status = "disabled"; |
---|
411 | 438 | }; |
---|
412 | 439 | |
---|
.. | .. |
---|
417 | 444 | clocks = <&clks IMX6UL_CLK_CAN2_IPG>, |
---|
418 | 445 | <&clks IMX6UL_CLK_CAN2_SERIAL>; |
---|
419 | 446 | clock-names = "ipg", "per"; |
---|
| 447 | + fsl,stop-mode = <&gpr 0x10 2 0x10 18>; |
---|
420 | 448 | status = "disabled"; |
---|
421 | 449 | }; |
---|
422 | 450 | |
---|
423 | | - gpt1: gpt@2098000 { |
---|
| 451 | + gpt1: timer@2098000 { |
---|
424 | 452 | compatible = "fsl,imx6ul-gpt", "fsl,imx6sx-gpt"; |
---|
425 | 453 | reg = <0x02098000 0x4000>; |
---|
426 | 454 | interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
508 | 536 | <&clks IMX6UL_CLK_ENET2_REF_125M>; |
---|
509 | 537 | clock-names = "ipg", "ahb", "ptp", |
---|
510 | 538 | "enet_clk_ref", "enet_out"; |
---|
511 | | - fsl,num-tx-queues=<1>; |
---|
512 | | - fsl,num-rx-queues=<1>; |
---|
| 539 | + fsl,num-tx-queues = <1>; |
---|
| 540 | + fsl,num-rx-queues = <1>; |
---|
| 541 | + fsl,stop-mode = <&gpr 0x10 4>; |
---|
513 | 542 | status = "disabled"; |
---|
514 | 543 | }; |
---|
515 | 544 | |
---|
516 | | - kpp: kpp@20b8000 { |
---|
517 | | - compatible = "fsl,imx6ul-kpp", "fsl,imx6q-kpp", "fsl,imx21-kpp"; |
---|
| 545 | + kpp: keypad@20b8000 { |
---|
| 546 | + compatible = "fsl,imx6ul-kpp", "fsl,imx21-kpp"; |
---|
518 | 547 | reg = <0x020b8000 0x4000>; |
---|
519 | 548 | interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>; |
---|
520 | 549 | clocks = <&clks IMX6UL_CLK_KPP>; |
---|
521 | 550 | status = "disabled"; |
---|
522 | 551 | }; |
---|
523 | 552 | |
---|
524 | | - wdog1: wdog@20bc000 { |
---|
| 553 | + wdog1: watchdog@20bc000 { |
---|
525 | 554 | compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt"; |
---|
526 | 555 | reg = <0x020bc000 0x4000>; |
---|
527 | 556 | interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>; |
---|
528 | 557 | clocks = <&clks IMX6UL_CLK_WDOG1>; |
---|
529 | 558 | }; |
---|
530 | 559 | |
---|
531 | | - wdog2: wdog@20c0000 { |
---|
| 560 | + wdog2: watchdog@20c0000 { |
---|
532 | 561 | compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt"; |
---|
533 | 562 | reg = <0x020c0000 0x4000>; |
---|
534 | 563 | interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
536 | 565 | status = "disabled"; |
---|
537 | 566 | }; |
---|
538 | 567 | |
---|
539 | | - clks: ccm@20c4000 { |
---|
| 568 | + clks: clock-controller@20c4000 { |
---|
540 | 569 | compatible = "fsl,imx6ul-ccm"; |
---|
541 | 570 | reg = <0x020c4000 0x4000>; |
---|
542 | 571 | interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>, |
---|
.. | .. |
---|
548 | 577 | |
---|
549 | 578 | anatop: anatop@20c8000 { |
---|
550 | 579 | compatible = "fsl,imx6ul-anatop", "fsl,imx6q-anatop", |
---|
551 | | - "syscon", "simple-bus"; |
---|
| 580 | + "syscon", "simple-mfd"; |
---|
552 | 581 | reg = <0x020c8000 0x1000>; |
---|
553 | 582 | interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>, |
---|
554 | 583 | <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>, |
---|
.. | .. |
---|
601 | 630 | anatop-min-voltage = <725000>; |
---|
602 | 631 | anatop-max-voltage = <1450000>; |
---|
603 | 632 | }; |
---|
| 633 | + |
---|
| 634 | + tempmon: tempmon { |
---|
| 635 | + compatible = "fsl,imx6ul-tempmon", "fsl,imx6sx-tempmon"; |
---|
| 636 | + interrupt-parent = <&gpc>; |
---|
| 637 | + interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; |
---|
| 638 | + fsl,tempmon = <&anatop>; |
---|
| 639 | + nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>; |
---|
| 640 | + nvmem-cell-names = "calib", "temp_grade"; |
---|
| 641 | + clocks = <&clks IMX6UL_CLK_PLL3_USB_OTG>; |
---|
| 642 | + }; |
---|
604 | 643 | }; |
---|
605 | 644 | |
---|
606 | 645 | usbphy1: usbphy@20c9000 { |
---|
.. | .. |
---|
648 | 687 | interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; |
---|
649 | 688 | linux,keycode = <KEY_POWER>; |
---|
650 | 689 | wakeup-source; |
---|
| 690 | + status = "disabled"; |
---|
651 | 691 | }; |
---|
652 | 692 | |
---|
653 | 693 | snvs_lpgpr: snvs-lpgpr { |
---|
.. | .. |
---|
665 | 705 | interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>; |
---|
666 | 706 | }; |
---|
667 | 707 | |
---|
668 | | - src: src@20d8000 { |
---|
| 708 | + src: reset-controller@20d8000 { |
---|
669 | 709 | compatible = "fsl,imx6ul-src", "fsl,imx51-src"; |
---|
670 | 710 | reg = <0x020d8000 0x4000>; |
---|
671 | 711 | interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>, |
---|
.. | .. |
---|
682 | 722 | interrupt-parent = <&intc>; |
---|
683 | 723 | }; |
---|
684 | 724 | |
---|
685 | | - iomuxc: iomuxc@20e0000 { |
---|
| 725 | + iomuxc: pinctrl@20e0000 { |
---|
686 | 726 | compatible = "fsl,imx6ul-iomuxc"; |
---|
687 | 727 | reg = <0x020e0000 0x4000>; |
---|
688 | 728 | }; |
---|
.. | .. |
---|
693 | 733 | reg = <0x020e4000 0x4000>; |
---|
694 | 734 | }; |
---|
695 | 735 | |
---|
696 | | - gpt2: gpt@20e8000 { |
---|
| 736 | + gpt2: timer@20e8000 { |
---|
697 | 737 | compatible = "fsl,imx6ul-gpt", "fsl,imx6sx-gpt"; |
---|
698 | 738 | reg = <0x020e8000 0x4000>; |
---|
699 | 739 | interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>; |
---|
700 | 740 | clocks = <&clks IMX6UL_CLK_GPT2_BUS>, |
---|
701 | 741 | <&clks IMX6UL_CLK_GPT2_SERIAL>; |
---|
702 | 742 | clock-names = "ipg", "per"; |
---|
| 743 | + status = "disabled"; |
---|
703 | 744 | }; |
---|
704 | 745 | |
---|
705 | | - sdma: sdma@20ec000 { |
---|
| 746 | + sdma: dma-controller@20ec000 { |
---|
706 | 747 | compatible = "fsl,imx6ul-sdma", "fsl,imx6q-sdma", |
---|
707 | 748 | "fsl,imx35-sdma"; |
---|
708 | 749 | reg = <0x020ec000 0x4000>; |
---|
.. | .. |
---|
721 | 762 | clocks = <&clks IMX6UL_CLK_PWM5>, |
---|
722 | 763 | <&clks IMX6UL_CLK_PWM5>; |
---|
723 | 764 | clock-names = "ipg", "per"; |
---|
724 | | - #pwm-cells = <2>; |
---|
| 765 | + #pwm-cells = <3>; |
---|
725 | 766 | status = "disabled"; |
---|
726 | 767 | }; |
---|
727 | 768 | |
---|
.. | .. |
---|
732 | 773 | clocks = <&clks IMX6UL_CLK_PWM6>, |
---|
733 | 774 | <&clks IMX6UL_CLK_PWM6>; |
---|
734 | 775 | clock-names = "ipg", "per"; |
---|
735 | | - #pwm-cells = <2>; |
---|
| 776 | + #pwm-cells = <3>; |
---|
736 | 777 | status = "disabled"; |
---|
737 | 778 | }; |
---|
738 | 779 | |
---|
.. | .. |
---|
743 | 784 | clocks = <&clks IMX6UL_CLK_PWM7>, |
---|
744 | 785 | <&clks IMX6UL_CLK_PWM7>; |
---|
745 | 786 | clock-names = "ipg", "per"; |
---|
746 | | - #pwm-cells = <2>; |
---|
| 787 | + #pwm-cells = <3>; |
---|
747 | 788 | status = "disabled"; |
---|
748 | 789 | }; |
---|
749 | 790 | |
---|
.. | .. |
---|
754 | 795 | clocks = <&clks IMX6UL_CLK_PWM8>, |
---|
755 | 796 | <&clks IMX6UL_CLK_PWM8>; |
---|
756 | 797 | clock-names = "ipg", "per"; |
---|
757 | | - #pwm-cells = <2>; |
---|
| 798 | + #pwm-cells = <3>; |
---|
758 | 799 | status = "disabled"; |
---|
759 | 800 | }; |
---|
760 | 801 | }; |
---|
761 | 802 | |
---|
762 | | - aips2: aips-bus@2100000 { |
---|
| 803 | + aips2: bus@2100000 { |
---|
763 | 804 | compatible = "fsl,aips-bus", "simple-bus"; |
---|
764 | 805 | #address-cells = <1>; |
---|
765 | 806 | #size-cells = <1>; |
---|
766 | 807 | reg = <0x02100000 0x100000>; |
---|
767 | 808 | ranges; |
---|
768 | 809 | |
---|
769 | | - crypto: caam@2140000 { |
---|
| 810 | + crypto: crypto@2140000 { |
---|
770 | 811 | compatible = "fsl,imx6ul-caam", "fsl,sec-v4.0"; |
---|
771 | 812 | #address-cells = <1>; |
---|
772 | 813 | #size-cells = <1>; |
---|
.. | .. |
---|
777 | 818 | <&clks IMX6UL_CLK_CAAM_MEM>; |
---|
778 | 819 | clock-names = "ipg", "aclk", "mem"; |
---|
779 | 820 | |
---|
780 | | - sec_jr0: jr0@1000 { |
---|
| 821 | + sec_jr0: jr@1000 { |
---|
781 | 822 | compatible = "fsl,sec-v4.0-job-ring"; |
---|
782 | 823 | reg = <0x1000 0x1000>; |
---|
783 | 824 | interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>; |
---|
784 | 825 | }; |
---|
785 | 826 | |
---|
786 | | - sec_jr1: jr1@2000 { |
---|
| 827 | + sec_jr1: jr@2000 { |
---|
787 | 828 | compatible = "fsl,sec-v4.0-job-ring"; |
---|
788 | 829 | reg = <0x2000 0x1000>; |
---|
789 | 830 | interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>; |
---|
790 | 831 | }; |
---|
791 | 832 | |
---|
792 | | - sec_jr2: jr2@3000 { |
---|
| 833 | + sec_jr2: jr@3000 { |
---|
793 | 834 | compatible = "fsl,sec-v4.0-job-ring"; |
---|
794 | 835 | reg = <0x3000 0x1000>; |
---|
795 | 836 | interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
842 | 883 | <&clks IMX6UL_CLK_ENET_REF>; |
---|
843 | 884 | clock-names = "ipg", "ahb", "ptp", |
---|
844 | 885 | "enet_clk_ref", "enet_out"; |
---|
845 | | - fsl,num-tx-queues=<1>; |
---|
846 | | - fsl,num-rx-queues=<1>; |
---|
| 886 | + fsl,num-tx-queues = <1>; |
---|
| 887 | + fsl,num-rx-queues = <1>; |
---|
| 888 | + fsl,stop-mode = <&gpr 0x10 3>; |
---|
847 | 889 | status = "disabled"; |
---|
848 | 890 | }; |
---|
849 | 891 | |
---|
850 | | - usdhc1: usdhc@2190000 { |
---|
| 892 | + usdhc1: mmc@2190000 { |
---|
851 | 893 | compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc"; |
---|
852 | 894 | reg = <0x02190000 0x4000>; |
---|
853 | 895 | interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
855 | 897 | <&clks IMX6UL_CLK_USDHC1>, |
---|
856 | 898 | <&clks IMX6UL_CLK_USDHC1>; |
---|
857 | 899 | clock-names = "ipg", "ahb", "per"; |
---|
| 900 | + fsl,tuning-step = <2>; |
---|
| 901 | + fsl,tuning-start-tap = <20>; |
---|
858 | 902 | bus-width = <4>; |
---|
859 | 903 | status = "disabled"; |
---|
860 | 904 | }; |
---|
861 | 905 | |
---|
862 | | - usdhc2: usdhc@2194000 { |
---|
| 906 | + usdhc2: mmc@2194000 { |
---|
863 | 907 | compatible = "fsl,imx6ul-usdhc", "fsl,imx6sx-usdhc"; |
---|
864 | 908 | reg = <0x02194000 0x4000>; |
---|
865 | 909 | interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
868 | 912 | <&clks IMX6UL_CLK_USDHC2>; |
---|
869 | 913 | clock-names = "ipg", "ahb", "per"; |
---|
870 | 914 | bus-width = <4>; |
---|
| 915 | + fsl,tuning-step = <2>; |
---|
| 916 | + fsl,tuning-start-tap = <20>; |
---|
871 | 917 | status = "disabled"; |
---|
872 | 918 | }; |
---|
873 | 919 | |
---|
.. | .. |
---|
913 | 959 | status = "disabled"; |
---|
914 | 960 | }; |
---|
915 | 961 | |
---|
916 | | - mmdc: mmdc@21b0000 { |
---|
| 962 | + memory-controller@21b0000 { |
---|
917 | 963 | compatible = "fsl,imx6ul-mmdc", "fsl,imx6q-mmdc"; |
---|
918 | 964 | reg = <0x021b0000 0x4000>; |
---|
| 965 | + clocks = <&clks IMX6UL_CLK_MMDC_P0_IPG>; |
---|
919 | 966 | }; |
---|
920 | 967 | |
---|
921 | | - ocotp: ocotp-ctrl@21bc000 { |
---|
| 968 | + weim: weim@21b8000 { |
---|
| 969 | + #address-cells = <2>; |
---|
| 970 | + #size-cells = <1>; |
---|
| 971 | + compatible = "fsl,imx6ul-weim", "fsl,imx6q-weim"; |
---|
| 972 | + reg = <0x021b8000 0x4000>; |
---|
| 973 | + interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; |
---|
| 974 | + clocks = <&clks IMX6UL_CLK_EIM>; |
---|
| 975 | + fsl,weim-cs-gpr = <&gpr>; |
---|
| 976 | + status = "disabled"; |
---|
| 977 | + }; |
---|
| 978 | + |
---|
| 979 | + ocotp: efuse@21bc000 { |
---|
922 | 980 | #address-cells = <1>; |
---|
923 | 981 | #size-cells = <1>; |
---|
924 | 982 | compatible = "fsl,imx6ul-ocotp", "syscon"; |
---|
.. | .. |
---|
938 | 996 | }; |
---|
939 | 997 | }; |
---|
940 | 998 | |
---|
| 999 | + csi: csi@21c4000 { |
---|
| 1000 | + compatible = "fsl,imx6ul-csi"; |
---|
| 1001 | + reg = <0x021c4000 0x4000>; |
---|
| 1002 | + interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; |
---|
| 1003 | + clocks = <&clks IMX6UL_CLK_CSI>; |
---|
| 1004 | + clock-names = "mclk"; |
---|
| 1005 | + status = "disabled"; |
---|
| 1006 | + }; |
---|
| 1007 | + |
---|
941 | 1008 | lcdif: lcdif@21c8000 { |
---|
942 | | - compatible = "fsl,imx6ul-lcdif", "fsl,imx28-lcdif"; |
---|
| 1009 | + compatible = "fsl,imx6ul-lcdif", "fsl,imx6sx-lcdif"; |
---|
943 | 1010 | reg = <0x021c8000 0x4000>; |
---|
944 | 1011 | interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>; |
---|
945 | 1012 | clocks = <&clks IMX6UL_CLK_LCDIF_PIX>, |
---|
.. | .. |
---|
949 | 1016 | status = "disabled"; |
---|
950 | 1017 | }; |
---|
951 | 1018 | |
---|
952 | | - qspi: qspi@21e0000 { |
---|
| 1019 | + pxp: pxp@21cc000 { |
---|
| 1020 | + compatible = "fsl,imx6ul-pxp"; |
---|
| 1021 | + reg = <0x021cc000 0x4000>; |
---|
| 1022 | + interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; |
---|
| 1023 | + clocks = <&clks IMX6UL_CLK_PXP>; |
---|
| 1024 | + clock-names = "axi"; |
---|
| 1025 | + }; |
---|
| 1026 | + |
---|
| 1027 | + qspi: spi@21e0000 { |
---|
953 | 1028 | #address-cells = <1>; |
---|
954 | 1029 | #size-cells = <0>; |
---|
955 | | - compatible = "fsl,imx6ul-qspi", "fsl,imx6sx-qspi"; |
---|
| 1030 | + compatible = "fsl,imx6ul-qspi"; |
---|
956 | 1031 | reg = <0x021e0000 0x4000>, <0x60000000 0x10000000>; |
---|
957 | 1032 | reg-names = "QuadSPI", "QuadSPI-memory"; |
---|
958 | 1033 | interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>; |
---|
.. | .. |
---|
962 | 1037 | status = "disabled"; |
---|
963 | 1038 | }; |
---|
964 | 1039 | |
---|
965 | | - wdog3: wdog@21e4000 { |
---|
| 1040 | + wdog3: watchdog@21e4000 { |
---|
966 | 1041 | compatible = "fsl,imx6ul-wdt", "fsl,imx21-wdt"; |
---|
967 | 1042 | reg = <0x021e4000 0x4000>; |
---|
968 | 1043 | interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; |
---|