.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright 2014 Iain Paton <ipaton0@gmail.com> |
---|
3 | | - * |
---|
4 | | - * This program is free software; you can redistribute it and/or modify |
---|
5 | | - * it under the terms of the GNU General Public License version 2 as |
---|
6 | | - * published by the Free Software Foundation. |
---|
7 | | - * |
---|
8 | 4 | */ |
---|
9 | 5 | |
---|
10 | 6 | /dts-v1/; |
---|
.. | .. |
---|
16 | 12 | compatible = "riot,imx6s-riotboard", "fsl,imx6dl"; |
---|
17 | 13 | |
---|
18 | 14 | memory@10000000 { |
---|
| 15 | + device_type = "memory"; |
---|
19 | 16 | reg = <0x10000000 0x40000000>; |
---|
20 | 17 | }; |
---|
21 | 18 | |
---|
.. | .. |
---|
84 | 81 | status = "okay"; |
---|
85 | 82 | }; |
---|
86 | 83 | |
---|
| 84 | +&clks { |
---|
| 85 | + fsl,pmic-stby-poweroff; |
---|
| 86 | +}; |
---|
| 87 | + |
---|
87 | 88 | &fec { |
---|
88 | 89 | pinctrl-names = "default"; |
---|
89 | 90 | pinctrl-0 = <&pinctrl_enet>; |
---|
90 | | - phy-mode = "rgmii"; |
---|
91 | | - phy-reset-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>; |
---|
| 91 | + phy-mode = "rgmii-id"; |
---|
| 92 | + phy-handle = <&rgmii_phy>; |
---|
92 | 93 | interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>, |
---|
93 | 94 | <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>; |
---|
94 | 95 | fsl,err006687-workaround-present; |
---|
95 | 96 | status = "okay"; |
---|
| 97 | + |
---|
| 98 | + mdio { |
---|
| 99 | + #address-cells = <1>; |
---|
| 100 | + #size-cells = <0>; |
---|
| 101 | + |
---|
| 102 | + /* Atheros AR8035 PHY */ |
---|
| 103 | + rgmii_phy: ethernet-phy@4 { |
---|
| 104 | + reg = <4>; |
---|
| 105 | + interrupts-extended = <&gpio1 28 IRQ_TYPE_LEVEL_LOW>; |
---|
| 106 | + reset-gpios = <&gpio3 31 GPIO_ACTIVE_LOW>; |
---|
| 107 | + reset-assert-us = <10000>; |
---|
| 108 | + reset-deassert-us = <1000>; |
---|
| 109 | + qca,smarteee-tw-us-1g = <24>; |
---|
| 110 | + qca,clk-out-frequency = <125000000>; |
---|
| 111 | + }; |
---|
| 112 | + }; |
---|
96 | 113 | }; |
---|
97 | 114 | |
---|
98 | 115 | &gpio1 { |
---|
.. | .. |
---|
164 | 181 | reg = <0x08>; |
---|
165 | 182 | interrupt-parent = <&gpio5>; |
---|
166 | 183 | interrupts = <16 8>; |
---|
| 184 | + fsl,pmic-stby-poweroff; |
---|
167 | 185 | |
---|
168 | 186 | regulators { |
---|
169 | 187 | reg_vddcore: sw1ab { /* VDDARM_IN */ |
---|