add driver 5G

hc

2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2

 kernel/arch/arm/boot/dts/imx50.dtsi
..
..
@@ -1,15 +1,8 @@
1
-/*
2
- * Copyright 2013 Greg Ungerer <gerg@uclinux.org>
3
- * Copyright 2011 Freescale Semiconductor, Inc.
4
- * Copyright 2011 Linaro Ltd.
5
- *
6
- * The code contained herein is licensed under the GNU General Public
7
- * License. You may obtain a copy of the GNU General Public License
8
- * Version 2 or later at the following locations:
9
- *
10
- * http://www.opensource.org/licenses/gpl-license.html
11
- * http://www.gnu.org/copyleft/gpl.html
12
- */
1
+// SPDX-License-Identifier: GPL-2.0+
2
+//
3
+// Copyright 2013 Greg Ungerer <gerg@uclinux.org>
4
+// Copyright 2011 Freescale Semiconductor, Inc.
5
+// Copyright 2011 Linaro Ltd.
13
6
 
14
7
 #include "imx50-pinfunc.h"
15
8
 #include <dt-bindings/gpio/gpio.h>
..
..
@@ -33,11 +26,21 @@
33
26
 		gpio3 = &gpio4;
34
27
 		gpio4 = &gpio5;
35
28
 		gpio5 = &gpio6;
29
+		i2c0 = &i2c1;
30
+		i2c1 = &i2c2;
31
+		i2c2 = &i2c3;
32
+		mmc0 = &esdhc1;
33
+		mmc1 = &esdhc2;
34
+		mmc2 = &esdhc3;
35
+		mmc3 = &esdhc4;
36
36
 		serial0 = &uart1;
37
37
 		serial1 = &uart2;
38
38
 		serial2 = &uart3;
39
39
 		serial3 = &uart4;
40
40
 		serial4 = &uart5;
41
+		spi0 = &ecspi1;
42
+		spi1 = &ecspi2;
43
+		spi2 = &cspi;
41
44
 	};
42
45
 
43
46
 	cpus {
..
..
@@ -83,6 +86,14 @@
83
86
 		};
84
87
 	};
85
88
 
89
+	usbphy0: usbphy-0 {
90
+		compatible = "usb-nop-xceiv";
91
+		clocks = <&clks IMX5_CLK_USB_PHY1_GATE>;
92
+		clock-names = "main_clk";
93
+		#phy-cells = <0>;
94
+		status = "okay";
95
+	};
96
+
86
97
 	soc {
87
98
 		#address-cells = <1>;
88
99
 		#size-cells = <1>;
..
..
@@ -90,7 +101,7 @@
90
101
 		interrupt-parent = <&tzic>;
91
102
 		ranges;
92
103
 
93
-		aips@50000000 { /* AIPS1 */
104
+		bus@50000000 { /* AIPS1 */
94
105
 			compatible = "fsl,aips-bus", "simple-bus";
95
106
 			#address-cells = <1>;
96
107
 			#size-cells = <1>;
..
..
@@ -104,7 +115,7 @@
104
115
 				reg = <0x50000000 0x40000>;
105
116
 				ranges;
106
117
 
107
-				esdhc1: esdhc@50004000 {
118
+				esdhc1: mmc@50004000 {
108
119
 					compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
109
120
 					reg = <0x50004000 0x4000>;
110
121
 					interrupts = <1>;
..
..
@@ -116,7 +127,7 @@
116
127
 					status = "disabled";
117
128
 				};
118
129
 
119
-				esdhc2: esdhc@50008000 {
130
+				esdhc2: mmc@50008000 {
120
131
 					compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
121
132
 					reg = <0x50008000 0x4000>;
122
133
 					interrupts = <2>;
..
..
@@ -138,7 +149,7 @@
138
149
 					status = "disabled";
139
150
 				};
140
151
 
141
-				ecspi1: ecspi@50010000 {
152
+				ecspi1: spi@50010000 {
142
153
 					#address-cells = <1>;
143
154
 					#size-cells = <0>;
144
155
 					compatible = "fsl,imx50-ecspi", "fsl,imx51-ecspi";
..
..
@@ -165,7 +176,7 @@
165
176
 					status = "disabled";
166
177
 				};
167
178
 
168
-				esdhc3: esdhc@50020000 {
179
+				esdhc3: mmc@50020000 {
169
180
 					compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
170
181
 					reg = <0x50020000 0x4000>;
171
182
 					interrupts = <3>;
..
..
@@ -177,7 +188,7 @@
177
188
 					status = "disabled";
178
189
 				};
179
190
 
180
-				esdhc4: esdhc@50024000 {
191
+				esdhc4: mmc@50024000 {
181
192
 					compatible = "fsl,imx50-esdhc", "fsl,imx53-esdhc";
182
193
 					reg = <0x50024000 0x4000>;
183
194
 					interrupts = <4>;
..
..
@@ -194,7 +205,8 @@
194
205
 				compatible = "fsl,imx50-usb", "fsl,imx27-usb";
195
206
 				reg = <0x53f80000 0x0200>;
196
207
 				interrupts = <18>;
197
-				clocks = <&clks IMX5_CLK_USB_PHY1_GATE>;
208
+				clocks = <&clks IMX5_CLK_USBOH3_GATE>;
209
+				fsl,usbphy = <&usbphy0>;
198
210
 				status = "disabled";
199
211
 			};
200
212
 
..
..
@@ -276,13 +288,8 @@
276
288
 				reg = <0x53fa8000 0x4000>;
277
289
 			};
278
290
 
279
-			gpr: iomuxc-gpr@53fa8000 {
280
-				compatible = "fsl,imx50-iomuxc-gpr", "syscon";
281
-				reg = <0x53fa8000 0xc>;
282
-			};
283
-
284
291
 			pwm1: pwm@53fb4000 {
285
-				#pwm-cells = <2>;
292
+				#pwm-cells = <3>;
286
293
 				compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
287
294
 				reg = <0x53fb4000 0x4000>;
288
295
 				clocks = <&clks IMX5_CLK_PWM1_IPG_GATE>,
..
..
@@ -292,7 +299,7 @@
292
299
 			};
293
300
 
294
301
 			pwm2: pwm@53fb8000 {
295
-				#pwm-cells = <2>;
302
+				#pwm-cells = <3>;
296
303
 				compatible = "fsl,imx50-pwm", "fsl,imx27-pwm";
297
304
 				reg = <0x53fb8000 0x4000>;
298
305
 				clocks = <&clks IMX5_CLK_PWM2_IPG_GATE>,
..
..
@@ -321,9 +328,10 @@
321
328
 				status = "disabled";
322
329
 			};
323
330
 
324
-			src: src@53fd0000 {
331
+			src: reset-controller@53fd0000 {
325
332
 				compatible = "fsl,imx50-src", "fsl,imx51-src";
326
333
 				reg = <0x53fd0000 0x4000>;
334
+				interrupts = <75>;
327
335
 				#reset-cells = <1>;
328
336
 			};
329
337
 
..
..
@@ -377,7 +385,7 @@
377
385
 			};
378
386
 		};
379
387
 
380
-		aips@60000000 {	/* AIPS2 */
388
+		bus@60000000 {	/* AIPS2 */
381
389
 			compatible = "fsl,aips-bus", "simple-bus";
382
390
 			#address-cells = <1>;
383
391
 			#size-cells = <1>;
..
..
@@ -401,7 +409,7 @@
401
409
 				status = "disabled";
402
410
 			};
403
411
 
404
-			ecspi2: ecspi@63fac000 {
412
+			ecspi2: spi@63fac000 {
405
413
 				#address-cells = <1>;
406
414
 				#size-cells = <0>;
407
415
 				compatible = "fsl,imx50-ecspi", "fsl,imx51-ecspi";
..
..
@@ -413,7 +421,7 @@
413
421
 				status = "disabled";
414
422
 			};
415
423
 
416
-			sdma: sdma@63fb0000 {
424
+			sdma: dma-controller@63fb0000 {
417
425
 				compatible = "fsl,imx50-sdma", "fsl,imx35-sdma";
418
426
 				reg = <0x63fb0000 0x4000>;
419
427
 				interrupts = <6>;
..
..
@@ -424,7 +432,7 @@
424
432
 				fsl,sdma-ram-script-name = "imx/sdma/sdma-imx50.bin";
425
433
 			};
426
434
 
427
-			cspi: cspi@63fc0000 {
435
+			cspi: spi@63fc0000 {
428
436
 				#address-cells = <1>;
429
437
 				#size-cells = <0>;
430
438
 				compatible = "fsl,imx50-cspi", "fsl,imx35-cspi";