add driver 5G

hc

2024-01-31 f9004dbfff8a3fbbd7e2a88c8a4327c7f2f8e5b2

 kernel/arch/arm/boot/dts/dra72-evm.dts
..
..
@@ -1,9 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
- * Copyright (C) 2014-2016 Texas Instruments Incorporated - http://www.ti.com/
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 as
6
- * published by the Free Software Foundation.
3
+ * Copyright (C) 2014-2016 Texas Instruments Incorporated - https://www.ti.com/
7
4
  */
8
5
 #include "dra72-evm-common.dtsi"
9
6
 #include "dra72x-mmc-iodelay.dtsi"
..
..
@@ -13,6 +10,33 @@
13
10
 	memory@0 {
14
11
 		device_type = "memory";
15
12
 		reg = <0x0 0x80000000 0x0 0x40000000>; /* 1024 MB */
13
+	};
14
+
15
+	reserved-memory {
16
+		#address-cells = <2>;
17
+		#size-cells = <2>;
18
+		ranges;
19
+
20
+		ipu2_memory_region: ipu2-memory@95800000 {
21
+			compatible = "shared-dma-pool";
22
+			reg = <0x0 0x95800000 0x0 0x3800000>;
23
+			reusable;
24
+			status = "okay";
25
+		};
26
+
27
+		dsp1_memory_region: dsp1-memory@99000000 {
28
+			compatible = "shared-dma-pool";
29
+			reg = <0x0 0x99000000 0x0 0x4000000>;
30
+			reusable;
31
+			status = "okay";
32
+		};
33
+
34
+		ipu1_memory_region: ipu1-memory@9d000000 {
35
+			compatible = "shared-dma-pool";
36
+			reg = <0x0 0x9d000000 0x0 0x2000000>;
37
+			reusable;
38
+			status = "okay";
39
+		};
16
40
 	};
17
41
 
18
42
 	evm_1v8_sw: fixedregulator-evm_1v8 {
..
..
@@ -45,14 +69,25 @@
45
69
 	interrupts = <11 IRQ_TYPE_EDGE_FALLING>;
46
70
 };
47
71
 
48
-&mac {
49
-	slaves = <1>;
72
+&mac_sw {
50
73
 	mode-gpios = <&pcf_gpio_21 4 GPIO_ACTIVE_HIGH>;
74
+	status = "okay";
51
75
 };
52
76
 
53
-&cpsw_emac0 {
54
-	phy_id = <&davinci_mdio>, <3>;
77
+&cpsw_port1 {
78
+	phy-handle = <&ethphy0>;
55
79
 	phy-mode = "rgmii";
80
+	ti,dual-emac-pvid = <1>;
81
+};
82
+
83
+&cpsw_port2 {
84
+	status = "disabled";
85
+};
86
+
87
+&davinci_mdio_sw {
88
+	ethphy0: ethernet-phy@3 {
89
+		reg = <3>;
90
+	};
56
91
 };
57
92
 
58
93
 &mmc1 {
..
..
@@ -75,3 +110,18 @@
75
110
 	pinctrl-3 = <&mmc2_pins_hs200 &mmc2_iodelay_hs200_rev10_conf>;
76
111
 	vmmc-supply = <&evm_1v8_sw>;
77
112
 };
113
+
114
+&ipu2 {
115
+	status = "okay";
116
+	memory-region = <&ipu2_memory_region>;
117
+};
118
+
119
+&ipu1 {
120
+	status = "okay";
121
+	memory-region = <&ipu1_memory_region>;
122
+};
123
+
124
+&dsp1 {
125
+	status = "okay";
126
+	memory-region = <&dsp1_memory_region>;
127
+};