forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2024-01-31 f70575805708cabdedea7498aaa3f710fde4d920 
 kernel/drivers/misc/mei/hw-me-regs.h
....@@ -1,68 +1,8 @@
1
-/******************************************************************************
1
+/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
2
+/*
3
+ * Copyright (c) 2003-2019, Intel Corporation. All rights reserved.
24  * Intel Management Engine Interface (Intel MEI) Linux driver
3
- * Intel MEI Interface Header
4
- *
5
- * This file is provided under a dual BSD/GPLv2 license.  When using or
6
- * redistributing this file, you may do so under either license.
7
- *
8
- * GPL LICENSE SUMMARY
9
- *
10
- * Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved.
11
- *
12
- * This program is free software; you can redistribute it and/or modify
13
- * it under the terms of version 2 of the GNU General Public License as
14
- * published by the Free Software Foundation.
15
- *
16
- * This program is distributed in the hope that it will be useful, but
17
- * WITHOUT ANY WARRANTY; without even the implied warranty of
18
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
19
- * General Public License for more details.
20
- *
21
- * You should have received a copy of the GNU General Public License
22
- * along with this program; if not, write to the Free Software
23
- * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
24
- * USA
25
- *
26
- * The full GNU General Public License is included in this distribution
27
- * in the file called LICENSE.GPL.
28
- *
29
- * Contact Information:
30
- *	Intel Corporation.
31
- *	linux-mei@linux.intel.com
32
- *	http://www.intel.com
33
- *
34
- * BSD LICENSE
35
- *
36
- * Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved.
37
- * All rights reserved.
38
- *
39
- * Redistribution and use in source and binary forms, with or without
40
- * modification, are permitted provided that the following conditions
41
- * are met:
42
- *
43
- *  * Redistributions of source code must retain the above copyright
44
- *    notice, this list of conditions and the following disclaimer.
45
- *  * Redistributions in binary form must reproduce the above copyright
46
- *    notice, this list of conditions and the following disclaimer in
47
- *    the documentation and/or other materials provided with the
48
- *    distribution.
49
- *  * Neither the name Intel Corporation nor the names of its
50
- *    contributors may be used to endorse or promote products derived
51
- *    from this software without specific prior written permission.
52
- *
53
- * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
54
- * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
55
- * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
56
- * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
57
- * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
58
- * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
59
- * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
60
- * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
61
- * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
62
- * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
63
- * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
64
- *
65
- *****************************************************************************/
5
+ */
666 #ifndef _MEI_HW_MEI_REGS_H_
677 #define _MEI_HW_MEI_REGS_H_
688 
....@@ -119,6 +59,7 @@
11959 
12060 #define MEI_DEV_ID_SPT        0x9D3A  /* Sunrise Point */
12161 #define MEI_DEV_ID_SPT_2      0x9D3B  /* Sunrise Point 2 */
62
+#define MEI_DEV_ID_SPT_3      0x9D3E  /* Sunrise Point 3 (iToutch) */
12263 #define MEI_DEV_ID_SPT_H      0xA13A  /* Sunrise Point H */
12364 #define MEI_DEV_ID_SPT_H_2    0xA13B  /* Sunrise Point H 2 */
12465 
....@@ -133,11 +74,12 @@
13374 
13475 #define MEI_DEV_ID_KBP        0xA2BA  /* Kaby Point */
13576 #define MEI_DEV_ID_KBP_2      0xA2BB  /* Kaby Point 2 */
77
+#define MEI_DEV_ID_KBP_3      0xA2BE  /* Kaby Point 3 (iTouch) */
13678 
13779 #define MEI_DEV_ID_CNP_LP     0x9DE0  /* Cannon Point LP */
138
-#define MEI_DEV_ID_CNP_LP_4   0x9DE4  /* Cannon Point LP 4 (iTouch) */
80
+#define MEI_DEV_ID_CNP_LP_3   0x9DE4  /* Cannon Point LP 3 (iTouch) */
13981 #define MEI_DEV_ID_CNP_H      0xA360  /* Cannon Point H */
140
-#define MEI_DEV_ID_CNP_H_4    0xA364  /* Cannon Point H 4 (iTouch) */
82
+#define MEI_DEV_ID_CNP_H_3    0xA364  /* Cannon Point H 3 (iTouch) */
14183 
14284 #define MEI_DEV_ID_CMP_LP     0x02e0  /* Comet Point LP */
14385 #define MEI_DEV_ID_CMP_LP_3   0x02e4  /* Comet Point LP 3 (iTouch) */
....@@ -152,10 +94,24 @@
15294 #define MEI_DEV_ID_ICP_LP     0x34E0  /* Ice Lake Point LP */
15395 #define MEI_DEV_ID_ICP_N      0x38E0  /* Ice Lake Point N */
15496 
97
+#define MEI_DEV_ID_JSP_N      0x4DE0  /* Jasper Lake Point N */
98
+
15599 #define MEI_DEV_ID_TGP_LP     0xA0E0  /* Tiger Lake Point LP */
100
+#define MEI_DEV_ID_TGP_H      0x43E0  /* Tiger Lake Point H */
156101 
157102 #define MEI_DEV_ID_MCC        0x4B70  /* Mule Creek Canyon (EHL) */
158103 #define MEI_DEV_ID_MCC_4      0x4B75  /* Mule Creek Canyon 4 (EHL) */
104
+
105
+#define MEI_DEV_ID_EBG        0x1BE0  /* Emmitsburg WS */
106
+
107
+#define MEI_DEV_ID_ADP_S      0x7AE8  /* Alder Lake Point S */
108
+#define MEI_DEV_ID_ADP_LP     0x7A60  /* Alder Lake Point LP */
109
+#define MEI_DEV_ID_ADP_P      0x51E0  /* Alder Lake Point P */
110
+#define MEI_DEV_ID_ADP_N      0x54E0  /* Alder Lake Point N */
111
+
112
+#define MEI_DEV_ID_RPL_S      0x7A68  /* Raptor Lake Point S */
113
+
114
+#define MEI_DEV_ID_MTL_M      0x7E70  /* Meteor Lake Point M */
159115 
160116 /*
161117  * MEI HW Section
....@@ -164,8 +120,12 @@
164120 /* Host Firmware Status Registers in PCI Config Space */
165121 #define PCI_CFG_HFS_1         0x40
166122 #  define PCI_CFG_HFS_1_D0I3_MSK     0x80000000
123
+#  define PCI_CFG_HFS_1_OPMODE_MSK 0xf0000 /* OP MODE Mask: SPS <= 4.0 */
124
+#  define PCI_CFG_HFS_1_OPMODE_SPS 0xf0000 /* SPS SKU : SPS <= 4.0 */
167125 #define PCI_CFG_HFS_2         0x48
168126 #define PCI_CFG_HFS_3         0x60
127
+#  define PCI_CFG_HFS_3_FW_SKU_MSK   0x00000070
128
+#  define PCI_CFG_HFS_3_FW_SKU_SPS   0x00000060
169129 #define PCI_CFG_HFS_4         0x64
170130 #define PCI_CFG_HFS_5         0x68
171131 #define PCI_CFG_HFS_6         0x6C
....@@ -230,7 +190,8 @@
230190 #define ME_IS_HRA         0x00000002
231191 /* ME Interrupt Enable HRA - host read only access to ME_IE */
232192 #define ME_IE_HRA         0x00000001
233
-
193
+/* TRC control shadow register */
194
+#define ME_TRC            0x00000030
234195 
235196 /* H_HPG_CSR register bits */
236197 #define H_HPG_CSR_PGIHEXR 0x00000001