add lvds1024*800

hc

2024-01-31 f70575805708cabdedea7498aaa3f710fde4d920

 kernel/drivers/iio/adc/stx104.c
..
..
@@ -1,15 +1,7 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * IIO driver for the Apex Embedded Systems STX104
3
4
  * Copyright (C) 2016 William Breathitt Gray
4
- *
5
- * This program is free software; you can redistribute it and/or modify
6
- * it under the terms of the GNU General Public License, version 2, as
7
- * published by the Free Software Foundation.
8
- *
9
- * This program is distributed in the hope that it will be useful, but
10
- * WITHOUT ANY WARRANTY; without even the implied warranty of
11
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
12
- * General Public License for more details.
13
5
  */
14
6
 #include <linux/bitops.h>
15
7
 #include <linux/device.h>
..
..
@@ -23,7 +15,9 @@
23
15
 #include <linux/kernel.h>
24
16
 #include <linux/module.h>
25
17
 #include <linux/moduleparam.h>
18
+#include <linux/mutex.h>
26
19
 #include <linux/spinlock.h>
20
+#include <linux/types.h>
27
21
 
28
22
 #define STX104_OUT_CHAN(chan) {				\
29
23
 	.type = IIO_VOLTAGE,				\
..
..
@@ -53,13 +47,37 @@
53
47
 MODULE_PARM_DESC(base, "Apex Embedded Systems STX104 base addresses");
54
48
 
55
49
 /**
50
+ * struct stx104_reg - device register structure
51
+ * @ssr_ad:	Software Strobe Register and ADC Data
52
+ * @achan:	ADC Channel
53
+ * @dio:	Digital I/O
54
+ * @dac:	DAC Channels
55
+ * @cir_asr:	Clear Interrupts and ADC Status
56
+ * @acr:	ADC Control
57
+ * @pccr_fsh:	Pacer Clock Control and FIFO Status MSB
58
+ * @acfg:	ADC Configuration
59
+ */
60
+struct stx104_reg {
61
+	u16 ssr_ad;
62
+	u8 achan;
63
+	u8 dio;
64
+	u16 dac[2];
65
+	u8 cir_asr;
66
+	u8 acr;
67
+	u8 pccr_fsh;
68
+	u8 acfg;
69
+};
70
+
71
+/**
56
72
  * struct stx104_iio - IIO device private data structure
73
+ * @lock: synchronization lock to prevent I/O race conditions
57
74
  * @chan_out_states:	channels' output states
58
- * @base:		base port address of the IIO device
75
+ * @reg:		I/O address offset for the device registers
59
76
  */
60
77
 struct stx104_iio {
78
+	struct mutex lock;
61
79
 	unsigned int chan_out_states[STX104_NUM_OUT_CHAN];
62
-	unsigned int base;
80
+	struct stx104_reg __iomem *reg;
63
81
 };
64
82
 
65
83
 /**
..
..
@@ -72,7 +90,7 @@
72
90
 struct stx104_gpio {
73
91
 	struct gpio_chip chip;
74
92
 	spinlock_t lock;
75
-	unsigned int base;
93
+	u8 __iomem *base;
76
94
 	unsigned int out_state;
77
95
 };
78
96
 
..
..
@@ -80,6 +98,7 @@
80
98
 	struct iio_chan_spec const *chan, int *val, int *val2, long mask)
81
99
 {
82
100
 	struct stx104_iio *const priv = iio_priv(indio_dev);
101
+	struct stx104_reg __iomem *const reg = priv->reg;
83
102
 	unsigned int adc_config;
84
103
 	int adbu;
85
104
 	int gain;
..
..
@@ -87,7 +106,7 @@
87
106
 	switch (mask) {
88
107
 	case IIO_CHAN_INFO_HARDWAREGAIN:
89
108
 		/* get gain configuration */
90
-		adc_config = inb(priv->base + 11);
109
+		adc_config = ioread8(&reg->acfg);
91
110
 		gain = adc_config & 0x3;
92
111
 
93
112
 		*val = 1 << gain;
..
..
@@ -98,25 +117,31 @@
98
117
 			return IIO_VAL_INT;
99
118
 		}
100
119
 
120
+		mutex_lock(&priv->lock);
121
+
101
122
 		/* select ADC channel */
102
-		outb(chan->channel | (chan->channel << 4), priv->base + 2);
123
+		iowrite8(chan->channel | (chan->channel << 4), &reg->achan);
103
124
 
104
-		/* trigger ADC sample capture and wait for completion */
105
-		outb(0, priv->base);
106
-		while (inb(priv->base + 8) & BIT(7));
125
+		/* trigger ADC sample capture by writing to the 8-bit
126
+		 * Software Strobe Register and wait for completion
127
+		 */
128
+		iowrite8(0, &reg->ssr_ad);
129
+		while (ioread8(&reg->cir_asr) & BIT(7));
107
130
 
108
-		*val = inw(priv->base);
131
+		*val = ioread16(&reg->ssr_ad);
132
+
133
+		mutex_unlock(&priv->lock);
109
134
 		return IIO_VAL_INT;
110
135
 	case IIO_CHAN_INFO_OFFSET:
111
136
 		/* get ADC bipolar/unipolar configuration */
112
-		adc_config = inb(priv->base + 11);
137
+		adc_config = ioread8(&reg->acfg);
113
138
 		adbu = !(adc_config & BIT(2));
114
139
 
115
140
 		*val = -32768 * adbu;
116
141
 		return IIO_VAL_INT;
117
142
 	case IIO_CHAN_INFO_SCALE:
118
143
 		/* get ADC bipolar/unipolar and gain configuration */
119
-		adc_config = inb(priv->base + 11);
144
+		adc_config = ioread8(&reg->acfg);
120
145
 		adbu = !(adc_config & BIT(2));
121
146
 		gain = adc_config & 0x3;
122
147
 
..
..
@@ -138,16 +163,16 @@
138
163
 		/* Only four gain states (x1, x2, x4, x8) */
139
164
 		switch (val) {
140
165
 		case 1:
141
-			outb(0, priv->base + 11);
166
+			iowrite8(0, &priv->reg->acfg);
142
167
 			break;
143
168
 		case 2:
144
-			outb(1, priv->base + 11);
169
+			iowrite8(1, &priv->reg->acfg);
145
170
 			break;
146
171
 		case 4:
147
-			outb(2, priv->base + 11);
172
+			iowrite8(2, &priv->reg->acfg);
148
173
 			break;
149
174
 		case 8:
150
-			outb(3, priv->base + 11);
175
+			iowrite8(3, &priv->reg->acfg);
151
176
 			break;
152
177
 		default:
153
178
 			return -EINVAL;
..
..
@@ -160,9 +185,12 @@
160
185
 			if ((unsigned int)val > 65535)
161
186
 				return -EINVAL;
162
187
 
163
-			priv->chan_out_states[chan->channel] = val;
164
-			outw(val, priv->base + 4 + 2 * chan->channel);
188
+			mutex_lock(&priv->lock);
165
189
 
190
+			priv->chan_out_states[chan->channel] = val;
191
+			iowrite16(val, &priv->reg->dac[chan->channel]);
192
+
193
+			mutex_unlock(&priv->lock);
166
194
 			return 0;
167
195
 		}
168
196
 		return -EINVAL;
..
..
@@ -230,7 +258,7 @@
230
258
 	if (offset >= 4)
231
259
 		return -EINVAL;
232
260
 
233
-	return !!(inb(stx104gpio->base) & BIT(offset));
261
+	return !!(ioread8(stx104gpio->base) & BIT(offset));
234
262
 }
235
263
 
236
264
 static int stx104_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask,
..
..
@@ -238,7 +266,7 @@
238
266
 {
239
267
 	struct stx104_gpio *const stx104gpio = gpiochip_get_data(chip);
240
268
 
241
-	*bits = inb(stx104gpio->base);
269
+	*bits = ioread8(stx104gpio->base);
242
270
 
243
271
 	return 0;
244
272
 }
..
..
@@ -260,7 +288,7 @@
260
288
 	else
261
289
 		stx104gpio->out_state &= ~mask;
262
290
 
263
-	outb(stx104gpio->out_state, stx104gpio->base);
291
+	iowrite8(stx104gpio->out_state, stx104gpio->base);
264
292
 
265
293
 	spin_unlock_irqrestore(&stx104gpio->lock, flags);
266
294
 }
..
..
@@ -287,7 +315,7 @@
287
315
 
288
316
 	stx104gpio->out_state &= ~*mask;
289
317
 	stx104gpio->out_state |= *mask & *bits;
290
-	outb(stx104gpio->out_state, stx104gpio->base);
318
+	iowrite8(stx104gpio->out_state, stx104gpio->base);
291
319
 
292
320
 	spin_unlock_irqrestore(&stx104gpio->lock, flags);
293
321
 }
..
..
@@ -314,11 +342,16 @@
314
342
 		return -EBUSY;
315
343
 	}
316
344
 
345
+	priv = iio_priv(indio_dev);
346
+	priv->reg = devm_ioport_map(dev, base[id], STX104_EXTENT);
347
+	if (!priv->reg)
348
+		return -ENOMEM;
349
+
317
350
 	indio_dev->info = &stx104_info;
318
351
 	indio_dev->modes = INDIO_DIRECT_MODE;
319
352
 
320
353
 	/* determine if differential inputs */
321
-	if (inb(base[id] + 8) & BIT(5)) {
354
+	if (ioread8(&priv->reg->cir_asr) & BIT(5)) {
322
355
 		indio_dev->num_channels = ARRAY_SIZE(stx104_channels_diff);
323
356
 		indio_dev->channels = stx104_channels_diff;
324
357
 	} else {
..
..
@@ -327,20 +360,18 @@
327
360
 	}
328
361
 
329
362
 	indio_dev->name = dev_name(dev);
330
-	indio_dev->dev.parent = dev;
331
363
 
332
-	priv = iio_priv(indio_dev);
333
-	priv->base = base[id];
364
+	mutex_init(&priv->lock);
334
365
 
335
366
 	/* configure device for software trigger operation */
336
-	outb(0, base[id] + 9);
367
+	iowrite8(0, &priv->reg->acr);
337
368
 
338
369
 	/* initialize gain setting to x1 */
339
-	outb(0, base[id] + 11);
370
+	iowrite8(0, &priv->reg->acfg);
340
371
 
341
372
 	/* initialize DAC output to 0V */
342
-	outw(0, base[id] + 4);
343
-	outw(0, base[id] + 6);
373
+	iowrite16(0, &priv->reg->dac[0]);
374
+	iowrite16(0, &priv->reg->dac[1]);
344
375
 
345
376
 	stx104gpio->chip.label = dev_name(dev);
346
377
 	stx104gpio->chip.parent = dev;
..
..
@@ -355,7 +386,7 @@
355
386
 	stx104gpio->chip.get_multiple = stx104_gpio_get_multiple;
356
387
 	stx104gpio->chip.set = stx104_gpio_set;
357
388
 	stx104gpio->chip.set_multiple = stx104_gpio_set_multiple;
358
-	stx104gpio->base = base[id] + 3;
389
+	stx104gpio->base = &priv->reg->dio;
359
390
 	stx104gpio->out_state = 0x0;
360
391
 
361
392
 	spin_lock_init(&stx104gpio->lock);