add lvds1024*800

hc

2024-01-31 f70575805708cabdedea7498aaa3f710fde4d920

 kernel/drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_7_0_sh_mask.h
..
..
@@ -807,5 +807,25 @@
807
807
 #define UVD_CONTEXT_ID2__CONTEXT_ID2__SHIFT                                                                   0x0
808
808
 #define UVD_CONTEXT_ID2__CONTEXT_ID2_MASK                                                                     0xFFFFFFFFL
809
809
 
810
+//UVD_FW_STATUS
811
+#define UVD_FW_STATUS__BUSY__SHIFT                                                                            0x0
812
+#define UVD_FW_STATUS__ACTIVE__SHIFT                                                                          0x1
813
+#define UVD_FW_STATUS__SEND_EFUSE_REQ__SHIFT                                                                  0x2
814
+#define UVD_FW_STATUS__DONE__SHIFT                                                                            0x8
815
+#define UVD_FW_STATUS__PASS__SHIFT                                                                            0x10
816
+#define UVD_FW_STATUS__FAIL__SHIFT                                                                            0x11
817
+#define UVD_FW_STATUS__INVALID_LEN__SHIFT                                                                     0x12
818
+#define UVD_FW_STATUS__INVALID_0_PADDING__SHIFT                                                               0x13
819
+#define UVD_FW_STATUS__INVALID_NONCE__SHIFT                                                                   0x14
820
+#define UVD_FW_STATUS__BUSY_MASK                                                                              0x00000001L
821
+#define UVD_FW_STATUS__ACTIVE_MASK                                                                            0x00000002L
822
+#define UVD_FW_STATUS__SEND_EFUSE_REQ_MASK                                                                    0x00000004L
823
+#define UVD_FW_STATUS__DONE_MASK                                                                              0x00000100L
824
+#define UVD_FW_STATUS__PASS_MASK                                                                              0x00010000L
825
+#define UVD_FW_STATUS__FAIL_MASK                                                                              0x00020000L
826
+#define UVD_FW_STATUS__INVALID_LEN_MASK                                                                       0x00040000L
827
+#define UVD_FW_STATUS__INVALID_0_PADDING_MASK                                                                 0x00080000L
828
+#define UVD_FW_STATUS__INVALID_NONCE_MASK                                                                     0x00100000L
829
+
810
830
 
811
831
 #endif