add lvds1024*800

hc

2024-01-31 f70575805708cabdedea7498aaa3f710fde4d920

 kernel/drivers/gpu/drm/amd/include/asic_reg/gc/gc_9_1_offset.h
..
..
@@ -21,7 +21,12 @@
21
21
 #ifndef _gc_9_1_OFFSET_HEADER
22
22
 #define _gc_9_1_OFFSET_HEADER
23
23
 
24
-
24
+#define mmSQ_DEBUG_STS_GLOBAL                                                                          0x0309
25
+#define mmSQ_DEBUG_STS_GLOBAL_BASE_IDX                                                                 0
26
+#define mmSQ_DEBUG_STS_GLOBAL2                                                                         0x0310
27
+#define mmSQ_DEBUG_STS_GLOBAL2_BASE_IDX                                                                0
28
+#define mmSQ_DEBUG_STS_GLOBAL3                                                                         0x0311
29
+#define mmSQ_DEBUG_STS_GLOBAL3_BASE_IDX                                                                0
25
30
 
26
31
 // addressBlock: gc_grbmdec
27
32
 // base address: 0x8000
..
..
@@ -7296,6 +7301,7 @@
7296
7301
 
7297
7302
 // addressBlock: sqind
7298
7303
 // base address: 0x0
7304
+#define ixSQ_DEBUG_STS_LOCAL                                                                           0x0008
7299
7305
 #define ixSQ_WAVE_MODE                                                                                 0x0011
7300
7306
 #define ixSQ_WAVE_STATUS                                                                               0x0012
7301
7307
 #define ixSQ_WAVE_TRAPSTS                                                                              0x0013