enable wifi gpio

hc

2023-11-07 f45e756958099c35d6afb746df1d40a1c6302cfc

 kernel/arch/arm/mach-spear/platsmp.c
..
..
@@ -32,7 +32,7 @@
32
32
 	sync_cache_w(&pen_release);
33
33
 }
34
34
 
35
-static DEFINE_SPINLOCK(boot_lock);
35
+static DEFINE_RAW_SPINLOCK(boot_lock);
36
36
 
37
37
 static void __iomem *scu_base = IOMEM(VA_SCU_BASE);
38
38
 
..
..
@@ -47,8 +47,8 @@
47
47
 	/*
48
48
 	 * Synchronise with the boot thread.
49
49
 	 */
50
-	spin_lock(&boot_lock);
51
-	spin_unlock(&boot_lock);
50
+	raw_spin_lock(&boot_lock);
51
+	raw_spin_unlock(&boot_lock);
52
52
 }
53
53
 
54
54
 static int spear13xx_boot_secondary(unsigned int cpu, struct task_struct *idle)
..
..
@@ -59,7 +59,7 @@
59
59
 	 * set synchronisation state between this boot processor
60
60
 	 * and the secondary one
61
61
 	 */
62
-	spin_lock(&boot_lock);
62
+	raw_spin_lock(&boot_lock);
63
63
 
64
64
 	/*
65
65
 	 * The secondary processor is waiting to be released from
..
..
@@ -84,7 +84,7 @@
84
84
 	 * now the secondary core is starting up let it run its
85
85
 	 * calibrations, then wait for it to finish
86
86
 	 */
87
-	spin_unlock(&boot_lock);
87
+	raw_spin_unlock(&boot_lock);
88
88
 
89
89
 	return pen_release != -1 ? -ENOSYS : 0;
90
90
 }