enable tun/tap/iptables

hc

2024-05-10 ee930fffee469d076998274a2ca55e13dc1efb67

 kernel/drivers/clk/socfpga/clk-pll-a10.c
..
..
@@ -1,17 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (C) 2015 Altera Corporation. All rights reserved
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms and conditions of the GNU General Public License,
6
- * version 2, as published by the Free Software Foundation.
7
- *
8
- * This program is distributed in the hope it will be useful, but WITHOUT
9
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
11
- * more details.
12
- *
13
- * You should have received a copy of the GNU General Public License along with
14
- * this program.  If not, see <http://www.gnu.org/licenses/>.
15
4
  */
16
5
 #include <linux/slab.h>
17
6
 #include <linux/clk-provider.h>
..
..
@@ -69,7 +58,7 @@
69
58
 		CLK_MGR_PLL_CLK_SRC_MASK;
70
59
 }
71
60
 
72
-static struct clk_ops clk_pll_ops = {
61
+static const struct clk_ops clk_pll_ops = {
73
62
 	.recalc_rate = clk_pll_recalc_rate,
74
63
 	.get_parent = clk_pll_get_parent,
75
64
 };
..
..
@@ -82,7 +71,7 @@
82
71
 	struct socfpga_pll *pll_clk;
83
72
 	const char *clk_name = node->name;
84
73
 	const char *parent_name[SOCFGPA_MAX_PARENTS];
85
-	struct clk_init_data init = {};
74
+	struct clk_init_data init;
86
75
 	struct device_node *clkmgr_np;
87
76
 	int rc;
88
77
 	int i = 0;
..
..
@@ -113,8 +102,6 @@
113
102
 	pll_clk->hw.hw.init = &init;
114
103
 
115
104
 	pll_clk->hw.bit_idx = SOCFPGA_PLL_EXT_ENA;
116
-	clk_pll_ops.enable = clk_gate_ops.enable;
117
-	clk_pll_ops.disable = clk_gate_ops.disable;
118
105
 
119
106
 	clk = clk_register(NULL, &pll_clk->hw.hw);
120
107
 	if (WARN_ON(IS_ERR(clk))) {