| .. | .. |
|---|
| 79 | 79 | #define ARM_CPU_PART_CORTEX_A78AE 0xD42 |
|---|
| 80 | 80 | #define ARM_CPU_PART_CORTEX_X1 0xD44 |
|---|
| 81 | 81 | #define ARM_CPU_PART_CORTEX_A510 0xD46 |
|---|
| 82 | +#define ARM_CPU_PART_CORTEX_A520 0xD80 |
|---|
| 82 | 83 | #define ARM_CPU_PART_CORTEX_A710 0xD47 |
|---|
| 83 | 84 | #define ARM_CPU_PART_CORTEX_X2 0xD48 |
|---|
| 84 | 85 | #define ARM_CPU_PART_NEOVERSE_N2 0xD49 |
|---|
| .. | .. |
|---|
| 130 | 131 | #define MIDR_CORTEX_A78AE MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A78AE) |
|---|
| 131 | 132 | #define MIDR_CORTEX_X1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X1) |
|---|
| 132 | 133 | #define MIDR_CORTEX_A510 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A510) |
|---|
| 134 | +#define MIDR_CORTEX_A520 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A520) |
|---|
| 133 | 135 | #define MIDR_CORTEX_A710 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_A710) |
|---|
| 134 | 136 | #define MIDR_CORTEX_X2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_CORTEX_X2) |
|---|
| 135 | 137 | #define MIDR_NEOVERSE_N2 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM, ARM_CPU_PART_NEOVERSE_N2) |
|---|