write in 30M

hc

2024-02-20 ea08eeccae9297f7aabd2ef7f0c2517ac4549acc

 kernel/include/soc/fsl/qe/ucc_slow.h
..
..
@@ -1,3 +1,4 @@
1
+/* SPDX-License-Identifier: GPL-2.0-or-later */
1
2
 /*
2
3
  * Copyright (C) 2006 Freescale Semiconductor, Inc. All rights reserved.
3
4
  *
..
..
@@ -6,11 +7,6 @@
6
7
  *
7
8
  * Description:
8
9
  * Internal header file for UCC SLOW unit routines.
9
- *
10
- * This program is free software; you can redistribute  it and/or modify it
11
- * under  the terms of  the GNU General  Public License as published by the
12
- * Free Software Foundation;  either version 2 of the  License, or (at your
13
- * option) any later version.
14
10
  */
15
11
 #ifndef __UCC_SLOW_H__
16
12
 #define __UCC_SLOW_H__
..
..
@@ -188,8 +184,8 @@
188
184
 struct ucc_slow_private {
189
185
 	struct ucc_slow_info *us_info;
190
186
 	struct ucc_slow __iomem *us_regs; /* Ptr to memory map of UCC regs */
191
-	struct ucc_slow_pram *us_pram;	/* a pointer to the parameter RAM */
192
-	u32 us_pram_offset;
187
+	struct ucc_slow_pram __iomem *us_pram;	/* a pointer to the parameter RAM */
188
+	s32 us_pram_offset;
193
189
 	int enabled_tx;		/* Whether channel is enabled for Tx (ENT) */
194
190
 	int enabled_rx;		/* Whether channel is enabled for Rx (ENR) */
195
191
 	int stopped_tx;		/* Whether channel has been stopped for Tx
..
..
@@ -198,15 +194,14 @@
198
194
 	struct list_head confQ;	/* frames passed to chip waiting for tx */
199
195
 	u32 first_tx_bd_mask;	/* mask is used in Tx routine to save status
200
196
 				   and length for first BD in a frame */
201
-	u32 tx_base_offset;	/* first BD in Tx BD table offset (In MURAM) */
202
-	u32 rx_base_offset;	/* first BD in Rx BD table offset (In MURAM) */
203
-	struct qe_bd *confBd;	/* next BD for confirm after Tx */
204
-	struct qe_bd *tx_bd;	/* next BD for new Tx request */
205
-	struct qe_bd *rx_bd;	/* next BD to collect after Rx */
197
+	s32 tx_base_offset;	/* first BD in Tx BD table offset (In MURAM) */
198
+	s32 rx_base_offset;	/* first BD in Rx BD table offset (In MURAM) */
199
+	struct qe_bd __iomem *confBd;	/* next BD for confirm after Tx */
200
+	struct qe_bd __iomem *tx_bd;	/* next BD for new Tx request */
201
+	struct qe_bd __iomem *rx_bd;	/* next BD to collect after Rx */
206
202
 	void *p_rx_frame;	/* accumulating receive frame */
207
-	u16 *p_ucce;		/* a pointer to the event register in memory.
208
-				 */
209
-	u16 *p_uccm;		/* a pointer to the mask register in memory */
203
+	__be16 __iomem *p_ucce;	/* a pointer to the event register in memory */
204
+	__be16 __iomem *p_uccm;	/* a pointer to the mask register in memory */
210
205
 	u16 saved_uccm;		/* a saved mask for the RX Interrupt bits */
211
206
 #ifdef STATISTICS
212
207
 	u32 tx_frames;		/* Transmitted frames counters */