| .. | .. |
|---|
| 163 | 163 | 0x841FF200 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: 451FE2 */ |
|---|
| 164 | 164 | 0x3FDFA300 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: 5FDFA3 */ |
|---|
| 165 | 165 | 0x7FD78400 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* 11b/g // Need modify for 11a */ |
|---|
| 166 | | - /* RoberYu:20050113, Rev0.47 Regsiter Setting Guide */ |
|---|
| 166 | + /* RoberYu:20050113, Rev0.47 Register Setting Guide */ |
|---|
| 167 | 167 | 0x802B5500 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: 8D1B55 */ |
|---|
| 168 | 168 | 0x56AF3600 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, |
|---|
| 169 | 169 | 0xCE020700 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: 860207 */ |
|---|
| .. | .. |
|---|
| 171 | 171 | 0x221BB900 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, |
|---|
| 172 | 172 | 0xE0000A00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: E0600A */ |
|---|
| 173 | 173 | 0x08031B00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* init 0x080B1B00 => 0x080F1B00 for 3 wire control TxGain(D10) */ |
|---|
| 174 | | - /* RoberYu:20050113, Rev0.47 Regsiter Setting Guide */ |
|---|
| 174 | + /* RoberYu:20050113, Rev0.47 Register Setting Guide */ |
|---|
| 175 | 175 | 0x000A3C00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, /* Need modify for 11a: 00143C */ |
|---|
| 176 | 176 | 0xFFFFFD00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, |
|---|
| 177 | 177 | 0x00000E00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW, |
|---|
| .. | .. |
|---|
| 419 | 419 | |
|---|
| 420 | 420 | MACvWordRegBitsOn(iobase, MAC_REG_SOFTPWRCTL, (SOFTPWRCTL_SWPECTI | |
|---|
| 421 | 421 | SOFTPWRCTL_TXPEINV)); |
|---|
| 422 | | - BBvPowerSaveModeOFF(priv); /* RobertYu:20050106, have DC value for Calibration */ |
|---|
| 422 | + bb_power_save_mode_off(priv); /* RobertYu:20050106, have DC value for Calibration */ |
|---|
| 423 | 423 | |
|---|
| 424 | 424 | for (ii = 0; ii < CB_AL7230_INIT_SEQ; ii++) |
|---|
| 425 | 425 | ret &= IFRFbWriteEmbedded(priv, dwAL7230InitTable[ii]); |
|---|
| .. | .. |
|---|
| 436 | 436 | ret &= IFRFbWriteEmbedded(priv, (0x3ABA8F00 + (BY_AL7230_REG_LEN << 3) + IFREGCTL_REGW)); |
|---|
| 437 | 437 | MACvTimer0MicroSDelay(priv, 30);/* 30us */ |
|---|
| 438 | 438 | /* TXDCOC:disable, RCK:disable */ |
|---|
| 439 | | - ret &= IFRFbWriteEmbedded(priv, dwAL7230InitTable[CB_AL7230_INIT_SEQ-1]); |
|---|
| 439 | + ret &= IFRFbWriteEmbedded(priv, dwAL7230InitTable[CB_AL7230_INIT_SEQ - 1]); |
|---|
| 440 | 440 | |
|---|
| 441 | 441 | MACvWordRegBitsOn(iobase, MAC_REG_SOFTPWRCTL, (SOFTPWRCTL_SWPE3 | |
|---|
| 442 | 442 | SOFTPWRCTL_SWPE2 | |
|---|
| 443 | 443 | SOFTPWRCTL_SWPECTI | |
|---|
| 444 | 444 | SOFTPWRCTL_TXPEINV)); |
|---|
| 445 | 445 | |
|---|
| 446 | | - BBvPowerSaveModeON(priv); /* RobertYu:20050106 */ |
|---|
| 446 | + bb_power_save_mode_on(priv); /* RobertYu:20050106 */ |
|---|
| 447 | 447 | |
|---|
| 448 | 448 | /* PE1: TX_ON, PE2: RX_ON, PE3: PLLON */ |
|---|
| 449 | 449 | /* 3-wire control for power saving mode */ |
|---|
| .. | .. |
|---|
| 558 | 558 | MACvTimer0MicroSDelay(priv, 30);/* 30us */ |
|---|
| 559 | 559 | ret &= IFRFbWriteEmbedded(priv, (0x00780f00 + (BY_AL2230_REG_LEN << 3) + IFREGCTL_REGW)); |
|---|
| 560 | 560 | MACvTimer0MicroSDelay(priv, 30);/* 30us */ |
|---|
| 561 | | - ret &= IFRFbWriteEmbedded(priv, dwAL2230InitTable[CB_AL2230_INIT_SEQ-1]); |
|---|
| 561 | + ret &= IFRFbWriteEmbedded(priv, |
|---|
| 562 | + dwAL2230InitTable[CB_AL2230_INIT_SEQ - 1]); |
|---|
| 562 | 563 | |
|---|
| 563 | 564 | MACvWordRegBitsOn(iobase, MAC_REG_SOFTPWRCTL, (SOFTPWRCTL_SWPE3 | |
|---|
| 564 | 565 | SOFTPWRCTL_SWPE2 | |
|---|
| .. | .. |
|---|
| 702 | 703 | for (ii = 0; ii < CB_AL2230_INIT_SEQ; ii++) |
|---|
| 703 | 704 | MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230InitTable[ii]); |
|---|
| 704 | 705 | |
|---|
| 705 | | - MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable0[uChannel-1]); |
|---|
| 706 | + MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable0[uChannel - 1]); |
|---|
| 706 | 707 | ii++; |
|---|
| 707 | | - MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable1[uChannel-1]); |
|---|
| 708 | + MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL2230ChannelTable1[uChannel - 1]); |
|---|
| 708 | 709 | break; |
|---|
| 709 | 710 | |
|---|
| 710 | 711 | /* Need to check, PLLON need to be low for channel setting */ |
|---|
| .. | .. |
|---|
| 723 | 724 | MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230InitTableAMode[ii]); |
|---|
| 724 | 725 | } |
|---|
| 725 | 726 | |
|---|
| 726 | | - MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable0[uChannel-1]); |
|---|
| 727 | + MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable0[uChannel - 1]); |
|---|
| 727 | 728 | ii++; |
|---|
| 728 | | - MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable1[uChannel-1]); |
|---|
| 729 | + MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable1[uChannel - 1]); |
|---|
| 729 | 730 | ii++; |
|---|
| 730 | | - MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable2[uChannel-1]); |
|---|
| 731 | + MACvSetMISCFifo(priv, (unsigned short)(MISCFIFO_SYNDATA_IDX + ii), dwAL7230ChannelTable2[uChannel - 1]); |
|---|
| 731 | 732 | break; |
|---|
| 732 | 733 | |
|---|
| 733 | 734 | case RF_NOTHING: |
|---|
| .. | .. |
|---|
| 755 | 756 | * Return Value: true if succeeded; false if failed. |
|---|
| 756 | 757 | * |
|---|
| 757 | 758 | */ |
|---|
| 758 | | -bool RFbSetPower( |
|---|
| 759 | | - struct vnt_private *priv, |
|---|
| 760 | | - unsigned int rate, |
|---|
| 761 | | - u16 uCH |
|---|
| 762 | | -) |
|---|
| 759 | +bool RFbSetPower(struct vnt_private *priv, unsigned int rate, u16 uCH) |
|---|
| 763 | 760 | { |
|---|
| 764 | | - bool ret = true; |
|---|
| 761 | + bool ret; |
|---|
| 765 | 762 | unsigned char byPwr = 0; |
|---|
| 766 | 763 | unsigned char byDec = 0; |
|---|
| 767 | 764 | |
|---|
| .. | .. |
|---|
| 792 | 789 | byDec = byPwr + 10; |
|---|
| 793 | 790 | |
|---|
| 794 | 791 | if (byDec >= priv->byMaxPwrLevel) |
|---|
| 795 | | - byDec = priv->byMaxPwrLevel-1; |
|---|
| 792 | + byDec = priv->byMaxPwrLevel - 1; |
|---|
| 796 | 793 | |
|---|
| 797 | 794 | byPwr = byDec; |
|---|
| 798 | 795 | break; |
|---|
| .. | .. |
|---|
| 828 | 825 | * |
|---|
| 829 | 826 | */ |
|---|
| 830 | 827 | |
|---|
| 831 | | -bool RFbRawSetPower( |
|---|
| 832 | | - struct vnt_private *priv, |
|---|
| 833 | | - unsigned char byPwr, |
|---|
| 834 | | - unsigned int rate |
|---|
| 835 | | -) |
|---|
| 828 | +bool RFbRawSetPower(struct vnt_private *priv, unsigned char byPwr, |
|---|
| 829 | + unsigned int rate) |
|---|
| 836 | 830 | { |
|---|
| 837 | 831 | bool ret = true; |
|---|
| 838 | 832 | unsigned long dwMax7230Pwr = 0; |
|---|
| .. | .. |
|---|
| 894 | 888 | * |
|---|
| 895 | 889 | */ |
|---|
| 896 | 890 | void |
|---|
| 897 | | -RFvRSSITodBm( |
|---|
| 898 | | - struct vnt_private *priv, |
|---|
| 899 | | - unsigned char byCurrRSSI, |
|---|
| 900 | | - long *pldBm |
|---|
| 901 | | - ) |
|---|
| 891 | +RFvRSSITodBm(struct vnt_private *priv, unsigned char byCurrRSSI, long *pldBm) |
|---|
| 902 | 892 | { |
|---|
| 903 | 893 | unsigned char byIdx = (((byCurrRSSI & 0xC0) >> 6) & 0x03); |
|---|
| 904 | 894 | long b = (byCurrRSSI & 0x3F); |
|---|