write in 30M

hc

2024-02-20 ea08eeccae9297f7aabd2ef7f0c2517ac4549acc

 kernel/drivers/pwm/pwm-bcm-kona.c
..
..
@@ -45,25 +45,25 @@
45
45
  *    high or low depending on its state at that exact instant.
46
46
  */
47
47
 
48
-#define PWM_CONTROL_OFFSET			(0x00000000)
48
+#define PWM_CONTROL_OFFSET			0x00000000
49
49
 #define PWM_CONTROL_SMOOTH_SHIFT(chan)		(24 + (chan))
50
50
 #define PWM_CONTROL_TYPE_SHIFT(chan)		(16 + (chan))
51
51
 #define PWM_CONTROL_POLARITY_SHIFT(chan)	(8 + (chan))
52
52
 #define PWM_CONTROL_TRIGGER_SHIFT(chan)		(chan)
53
53
 
54
-#define PRESCALE_OFFSET				(0x00000004)
54
+#define PRESCALE_OFFSET				0x00000004
55
55
 #define PRESCALE_SHIFT(chan)			((chan) << 2)
56
56
 #define PRESCALE_MASK(chan)			(0x7 << PRESCALE_SHIFT(chan))
57
-#define PRESCALE_MIN				(0x00000000)
58
-#define PRESCALE_MAX				(0x00000007)
57
+#define PRESCALE_MIN				0x00000000
58
+#define PRESCALE_MAX				0x00000007
59
59
 
60
60
 #define PERIOD_COUNT_OFFSET(chan)		(0x00000008 + ((chan) << 3))
61
-#define PERIOD_COUNT_MIN			(0x00000002)
62
-#define PERIOD_COUNT_MAX			(0x00ffffff)
61
+#define PERIOD_COUNT_MIN			0x00000002
62
+#define PERIOD_COUNT_MAX			0x00ffffff
63
63
 
64
64
 #define DUTY_CYCLE_HIGH_OFFSET(chan)		(0x0000000c + ((chan) << 3))
65
-#define DUTY_CYCLE_HIGH_MIN			(0x00000000)
66
-#define DUTY_CYCLE_HIGH_MAX			(0x00ffffff)
65
+#define DUTY_CYCLE_HIGH_MIN			0x00000000
66
+#define DUTY_CYCLE_HIGH_MAX			0x00ffffff
67
67
 
68
68
 struct kona_pwmc {
69
69
 	struct pwm_chip chip;
..
..
@@ -138,7 +138,7 @@
138
138
 		dc = div64_u64(val, div);
139
139
 
140
140
 		/* If duty_ns or period_ns are not achievable then return */
141
-		if (pc < PERIOD_COUNT_MIN || dc < DUTY_CYCLE_HIGH_MIN)
141
+		if (pc < PERIOD_COUNT_MIN)
142
142
 			return -EINVAL;
143
143
 
144
144
 		/* If pc and dc are in bounds, the calculation is done */