write in 30M

hc

2024-02-20 ea08eeccae9297f7aabd2ef7f0c2517ac4549acc

 kernel/drivers/infiniband/hw/mthca/mthca_eq.c
..
..
@@ -63,7 +63,7 @@
63
63
 	__be32 consumer_index;
64
64
 	__be32 producer_index;
65
65
 	u32    reserved3[4];
66
-} __attribute__((packed));
66
+} __packed;
67
67
 
68
68
 #define MTHCA_EQ_STATUS_OK          ( 0 << 28)
69
69
 #define MTHCA_EQ_STATUS_OVERFLOW    ( 9 << 28)
..
..
@@ -130,7 +130,7 @@
130
130
 		u32 raw[6];
131
131
 		struct {
132
132
 			__be32 cqn;
133
-		} __attribute__((packed)) comp;
133
+		} __packed comp;
134
134
 		struct {
135
135
 			u16    reserved1;
136
136
 			__be16 token;
..
..
@@ -138,27 +138,27 @@
138
138
 			u8     reserved3[3];
139
139
 			u8     status;
140
140
 			__be64 out_param;
141
-		} __attribute__((packed)) cmd;
141
+		} __packed cmd;
142
142
 		struct {
143
143
 			__be32 qpn;
144
-		} __attribute__((packed)) qp;
144
+		} __packed qp;
145
145
 		struct {
146
146
 			__be32 srqn;
147
-		} __attribute__((packed)) srq;
147
+		} __packed srq;
148
148
 		struct {
149
149
 			__be32 cqn;
150
150
 			u32    reserved1;
151
151
 			u8     reserved2[3];
152
152
 			u8     syndrome;
153
-		} __attribute__((packed)) cq_err;
153
+		} __packed cq_err;
154
154
 		struct {
155
155
 			u32    reserved1[2];
156
156
 			__be32 port;
157
-		} __attribute__((packed)) port_change;
157
+		} __packed port_change;
158
158
 	} event;
159
159
 	u8 reserved3[3];
160
160
 	u8 owner;
161
-} __attribute__((packed));
161
+} __packed;
162
162
 
163
163
 #define  MTHCA_EQ_ENTRY_OWNER_SW      (0 << 7)
164
164
 #define  MTHCA_EQ_ENTRY_OWNER_HW      (1 << 7)