| .. | .. |
|---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
|---|
| 1 | 2 | /* |
|---|
| 2 | 3 | * Xilinx gpio driver for xps/axi_gpio IP. |
|---|
| 3 | 4 | * |
|---|
| 4 | 5 | * Copyright 2008 - 2013 Xilinx, Inc. |
|---|
| 5 | | - * |
|---|
| 6 | | - * This program is free software; you can redistribute it and/or modify |
|---|
| 7 | | - * it under the terms of the GNU General Public License version 2 |
|---|
| 8 | | - * as published by the Free Software Foundation. |
|---|
| 9 | | - * |
|---|
| 10 | | - * You should have received a copy of the GNU General Public License |
|---|
| 11 | | - * along with this program; if not, write to the Free Software |
|---|
| 12 | | - * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA |
|---|
| 13 | 6 | */ |
|---|
| 14 | 7 | |
|---|
| 15 | 8 | #include <linux/bitops.h> |
|---|
| .. | .. |
|---|
| 18 | 11 | #include <linux/module.h> |
|---|
| 19 | 12 | #include <linux/of_device.h> |
|---|
| 20 | 13 | #include <linux/of_platform.h> |
|---|
| 21 | | -#include <linux/of_gpio.h> |
|---|
| 22 | 14 | #include <linux/io.h> |
|---|
| 23 | 15 | #include <linux/gpio/driver.h> |
|---|
| 24 | 16 | #include <linux/slab.h> |
|---|
| .. | .. |
|---|
| 40 | 32 | |
|---|
| 41 | 33 | /** |
|---|
| 42 | 34 | * struct xgpio_instance - Stores information about GPIO device |
|---|
| 43 | | - * @mmchip: OF GPIO chip for memory mapped banks |
|---|
| 35 | + * @gc: GPIO chip |
|---|
| 36 | + * @regs: register block |
|---|
| 44 | 37 | * @gpio_width: GPIO width for every channel |
|---|
| 45 | 38 | * @gpio_state: GPIO state shadow register |
|---|
| 46 | 39 | * @gpio_dir: GPIO direction shadow register |
|---|
| 47 | 40 | * @gpio_lock: Lock used for synchronization |
|---|
| 48 | 41 | */ |
|---|
| 49 | 42 | struct xgpio_instance { |
|---|
| 50 | | - struct of_mm_gpio_chip mmchip; |
|---|
| 43 | + struct gpio_chip gc; |
|---|
| 44 | + void __iomem *regs; |
|---|
| 51 | 45 | unsigned int gpio_width[2]; |
|---|
| 52 | 46 | u32 gpio_state[2]; |
|---|
| 53 | 47 | u32 gpio_dir[2]; |
|---|
| .. | .. |
|---|
| 91 | 85 | */ |
|---|
| 92 | 86 | static int xgpio_get(struct gpio_chip *gc, unsigned int gpio) |
|---|
| 93 | 87 | { |
|---|
| 94 | | - struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc); |
|---|
| 95 | 88 | struct xgpio_instance *chip = gpiochip_get_data(gc); |
|---|
| 96 | 89 | u32 val; |
|---|
| 97 | 90 | |
|---|
| 98 | | - val = xgpio_readreg(mm_gc->regs + XGPIO_DATA_OFFSET + |
|---|
| 91 | + val = xgpio_readreg(chip->regs + XGPIO_DATA_OFFSET + |
|---|
| 99 | 92 | xgpio_regoffset(chip, gpio)); |
|---|
| 100 | 93 | |
|---|
| 101 | 94 | return !!(val & BIT(xgpio_offset(chip, gpio))); |
|---|
| .. | .. |
|---|
| 113 | 106 | static void xgpio_set(struct gpio_chip *gc, unsigned int gpio, int val) |
|---|
| 114 | 107 | { |
|---|
| 115 | 108 | unsigned long flags; |
|---|
| 116 | | - struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc); |
|---|
| 117 | 109 | struct xgpio_instance *chip = gpiochip_get_data(gc); |
|---|
| 118 | 110 | int index = xgpio_index(chip, gpio); |
|---|
| 119 | 111 | int offset = xgpio_offset(chip, gpio); |
|---|
| .. | .. |
|---|
| 126 | 118 | else |
|---|
| 127 | 119 | chip->gpio_state[index] &= ~BIT(offset); |
|---|
| 128 | 120 | |
|---|
| 129 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET + |
|---|
| 121 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET + |
|---|
| 130 | 122 | xgpio_regoffset(chip, gpio), chip->gpio_state[index]); |
|---|
| 131 | 123 | |
|---|
| 132 | 124 | spin_unlock_irqrestore(&chip->gpio_lock[index], flags); |
|---|
| .. | .. |
|---|
| 145 | 137 | unsigned long *bits) |
|---|
| 146 | 138 | { |
|---|
| 147 | 139 | unsigned long flags; |
|---|
| 148 | | - struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc); |
|---|
| 149 | 140 | struct xgpio_instance *chip = gpiochip_get_data(gc); |
|---|
| 150 | 141 | int index = xgpio_index(chip, 0); |
|---|
| 151 | 142 | int offset, i; |
|---|
| .. | .. |
|---|
| 156 | 147 | for (i = 0; i < gc->ngpio; i++) { |
|---|
| 157 | 148 | if (*mask == 0) |
|---|
| 158 | 149 | break; |
|---|
| 150 | + /* Once finished with an index write it out to the register */ |
|---|
| 159 | 151 | if (index != xgpio_index(chip, i)) { |
|---|
| 160 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET + |
|---|
| 161 | | - xgpio_regoffset(chip, i), |
|---|
| 152 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET + |
|---|
| 153 | + index * XGPIO_CHANNEL_OFFSET, |
|---|
| 162 | 154 | chip->gpio_state[index]); |
|---|
| 163 | 155 | spin_unlock_irqrestore(&chip->gpio_lock[index], flags); |
|---|
| 164 | 156 | index = xgpio_index(chip, i); |
|---|
| .. | .. |
|---|
| 173 | 165 | } |
|---|
| 174 | 166 | } |
|---|
| 175 | 167 | |
|---|
| 176 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET + |
|---|
| 177 | | - xgpio_regoffset(chip, i), chip->gpio_state[index]); |
|---|
| 168 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET + |
|---|
| 169 | + index * XGPIO_CHANNEL_OFFSET, chip->gpio_state[index]); |
|---|
| 178 | 170 | |
|---|
| 179 | 171 | spin_unlock_irqrestore(&chip->gpio_lock[index], flags); |
|---|
| 180 | 172 | } |
|---|
| .. | .. |
|---|
| 191 | 183 | static int xgpio_dir_in(struct gpio_chip *gc, unsigned int gpio) |
|---|
| 192 | 184 | { |
|---|
| 193 | 185 | unsigned long flags; |
|---|
| 194 | | - struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc); |
|---|
| 195 | 186 | struct xgpio_instance *chip = gpiochip_get_data(gc); |
|---|
| 196 | 187 | int index = xgpio_index(chip, gpio); |
|---|
| 197 | 188 | int offset = xgpio_offset(chip, gpio); |
|---|
| .. | .. |
|---|
| 200 | 191 | |
|---|
| 201 | 192 | /* Set the GPIO bit in shadow register and set direction as input */ |
|---|
| 202 | 193 | chip->gpio_dir[index] |= BIT(offset); |
|---|
| 203 | | - xgpio_writereg(mm_gc->regs + XGPIO_TRI_OFFSET + |
|---|
| 194 | + xgpio_writereg(chip->regs + XGPIO_TRI_OFFSET + |
|---|
| 204 | 195 | xgpio_regoffset(chip, gpio), chip->gpio_dir[index]); |
|---|
| 205 | 196 | |
|---|
| 206 | 197 | spin_unlock_irqrestore(&chip->gpio_lock[index], flags); |
|---|
| .. | .. |
|---|
| 223 | 214 | static int xgpio_dir_out(struct gpio_chip *gc, unsigned int gpio, int val) |
|---|
| 224 | 215 | { |
|---|
| 225 | 216 | unsigned long flags; |
|---|
| 226 | | - struct of_mm_gpio_chip *mm_gc = to_of_mm_gpio_chip(gc); |
|---|
| 227 | 217 | struct xgpio_instance *chip = gpiochip_get_data(gc); |
|---|
| 228 | 218 | int index = xgpio_index(chip, gpio); |
|---|
| 229 | 219 | int offset = xgpio_offset(chip, gpio); |
|---|
| .. | .. |
|---|
| 235 | 225 | chip->gpio_state[index] |= BIT(offset); |
|---|
| 236 | 226 | else |
|---|
| 237 | 227 | chip->gpio_state[index] &= ~BIT(offset); |
|---|
| 238 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET + |
|---|
| 228 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET + |
|---|
| 239 | 229 | xgpio_regoffset(chip, gpio), chip->gpio_state[index]); |
|---|
| 240 | 230 | |
|---|
| 241 | 231 | /* Clear the GPIO bit in shadow register and set direction as output */ |
|---|
| 242 | 232 | chip->gpio_dir[index] &= ~BIT(offset); |
|---|
| 243 | | - xgpio_writereg(mm_gc->regs + XGPIO_TRI_OFFSET + |
|---|
| 233 | + xgpio_writereg(chip->regs + XGPIO_TRI_OFFSET + |
|---|
| 244 | 234 | xgpio_regoffset(chip, gpio), chip->gpio_dir[index]); |
|---|
| 245 | 235 | |
|---|
| 246 | 236 | spin_unlock_irqrestore(&chip->gpio_lock[index], flags); |
|---|
| .. | .. |
|---|
| 250 | 240 | |
|---|
| 251 | 241 | /** |
|---|
| 252 | 242 | * xgpio_save_regs - Set initial values of GPIO pins |
|---|
| 253 | | - * @mm_gc: Pointer to memory mapped GPIO chip structure |
|---|
| 243 | + * @chip: Pointer to GPIO instance |
|---|
| 254 | 244 | */ |
|---|
| 255 | | -static void xgpio_save_regs(struct of_mm_gpio_chip *mm_gc) |
|---|
| 245 | +static void xgpio_save_regs(struct xgpio_instance *chip) |
|---|
| 256 | 246 | { |
|---|
| 257 | | - struct xgpio_instance *chip = |
|---|
| 258 | | - container_of(mm_gc, struct xgpio_instance, mmchip); |
|---|
| 259 | | - |
|---|
| 260 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET, chip->gpio_state[0]); |
|---|
| 261 | | - xgpio_writereg(mm_gc->regs + XGPIO_TRI_OFFSET, chip->gpio_dir[0]); |
|---|
| 247 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET, chip->gpio_state[0]); |
|---|
| 248 | + xgpio_writereg(chip->regs + XGPIO_TRI_OFFSET, chip->gpio_dir[0]); |
|---|
| 262 | 249 | |
|---|
| 263 | 250 | if (!chip->gpio_width[1]) |
|---|
| 264 | 251 | return; |
|---|
| 265 | 252 | |
|---|
| 266 | | - xgpio_writereg(mm_gc->regs + XGPIO_DATA_OFFSET + XGPIO_CHANNEL_OFFSET, |
|---|
| 253 | + xgpio_writereg(chip->regs + XGPIO_DATA_OFFSET + XGPIO_CHANNEL_OFFSET, |
|---|
| 267 | 254 | chip->gpio_state[1]); |
|---|
| 268 | | - xgpio_writereg(mm_gc->regs + XGPIO_TRI_OFFSET + XGPIO_CHANNEL_OFFSET, |
|---|
| 255 | + xgpio_writereg(chip->regs + XGPIO_TRI_OFFSET + XGPIO_CHANNEL_OFFSET, |
|---|
| 269 | 256 | chip->gpio_dir[1]); |
|---|
| 270 | | -} |
|---|
| 271 | | - |
|---|
| 272 | | -/** |
|---|
| 273 | | - * xgpio_remove - Remove method for the GPIO device. |
|---|
| 274 | | - * @pdev: pointer to the platform device |
|---|
| 275 | | - * |
|---|
| 276 | | - * This function remove gpiochips and frees all the allocated resources. |
|---|
| 277 | | - * |
|---|
| 278 | | - * Return: 0 always |
|---|
| 279 | | - */ |
|---|
| 280 | | -static int xgpio_remove(struct platform_device *pdev) |
|---|
| 281 | | -{ |
|---|
| 282 | | - struct xgpio_instance *chip = platform_get_drvdata(pdev); |
|---|
| 283 | | - |
|---|
| 284 | | - of_mm_gpiochip_remove(&chip->mmchip); |
|---|
| 285 | | - |
|---|
| 286 | | - return 0; |
|---|
| 287 | 257 | } |
|---|
| 288 | 258 | |
|---|
| 289 | 259 | /** |
|---|
| .. | .. |
|---|
| 347 | 317 | spin_lock_init(&chip->gpio_lock[1]); |
|---|
| 348 | 318 | } |
|---|
| 349 | 319 | |
|---|
| 350 | | - chip->mmchip.gc.ngpio = chip->gpio_width[0] + chip->gpio_width[1]; |
|---|
| 351 | | - chip->mmchip.gc.parent = &pdev->dev; |
|---|
| 352 | | - chip->mmchip.gc.direction_input = xgpio_dir_in; |
|---|
| 353 | | - chip->mmchip.gc.direction_output = xgpio_dir_out; |
|---|
| 354 | | - chip->mmchip.gc.get = xgpio_get; |
|---|
| 355 | | - chip->mmchip.gc.set = xgpio_set; |
|---|
| 356 | | - chip->mmchip.gc.set_multiple = xgpio_set_multiple; |
|---|
| 320 | + chip->gc.base = -1; |
|---|
| 321 | + chip->gc.ngpio = chip->gpio_width[0] + chip->gpio_width[1]; |
|---|
| 322 | + chip->gc.parent = &pdev->dev; |
|---|
| 323 | + chip->gc.direction_input = xgpio_dir_in; |
|---|
| 324 | + chip->gc.direction_output = xgpio_dir_out; |
|---|
| 325 | + chip->gc.get = xgpio_get; |
|---|
| 326 | + chip->gc.set = xgpio_set; |
|---|
| 327 | + chip->gc.set_multiple = xgpio_set_multiple; |
|---|
| 357 | 328 | |
|---|
| 358 | | - chip->mmchip.save_regs = xgpio_save_regs; |
|---|
| 329 | + chip->gc.label = dev_name(&pdev->dev); |
|---|
| 359 | 330 | |
|---|
| 360 | | - /* Call the OF gpio helper to setup and register the GPIO device */ |
|---|
| 361 | | - status = of_mm_gpiochip_add_data(np, &chip->mmchip, chip); |
|---|
| 331 | + chip->regs = devm_platform_ioremap_resource(pdev, 0); |
|---|
| 332 | + if (IS_ERR(chip->regs)) { |
|---|
| 333 | + dev_err(&pdev->dev, "failed to ioremap memory resource\n"); |
|---|
| 334 | + return PTR_ERR(chip->regs); |
|---|
| 335 | + } |
|---|
| 336 | + |
|---|
| 337 | + xgpio_save_regs(chip); |
|---|
| 338 | + |
|---|
| 339 | + status = devm_gpiochip_add_data(&pdev->dev, &chip->gc, chip); |
|---|
| 362 | 340 | if (status) { |
|---|
| 363 | | - pr_err("%pOF: error in probe function with status %d\n", |
|---|
| 364 | | - np, status); |
|---|
| 341 | + dev_err(&pdev->dev, "failed to add GPIO chip\n"); |
|---|
| 365 | 342 | return status; |
|---|
| 366 | 343 | } |
|---|
| 367 | 344 | |
|---|
| .. | .. |
|---|
| 377 | 354 | |
|---|
| 378 | 355 | static struct platform_driver xgpio_plat_driver = { |
|---|
| 379 | 356 | .probe = xgpio_probe, |
|---|
| 380 | | - .remove = xgpio_remove, |
|---|
| 381 | 357 | .driver = { |
|---|
| 382 | 358 | .name = "gpio-xilinx", |
|---|
| 383 | 359 | .of_match_table = xgpio_of_match, |
|---|