write in 30M

hc

2024-02-20 ea08eeccae9297f7aabd2ef7f0c2517ac4549acc

 kernel/drivers/clk/davinci/da8xx-cfgchip.c
..
..
@@ -91,7 +91,7 @@
91
91
 	struct clk *parent;
92
92
 	const char *parent_name;
93
93
 	struct da8xx_cfgchip_gate_clk *gate;
94
-	struct clk_init_data init = {};
94
+	struct clk_init_data init;
95
95
 	int ret;
96
96
 
97
97
 	parent = devm_clk_get(dev, NULL);
..
..
@@ -160,10 +160,8 @@
160
160
 	struct da8xx_cfgchip_gate_clk *gate;
161
161
 
162
162
 	gate = da8xx_cfgchip_gate_clk_register(dev, &da8xx_div4p5ena_info, regmap);
163
-	if (IS_ERR(gate))
164
-		return PTR_ERR(gate);
165
163
 
166
-	return 0;
164
+	return PTR_ERR_OR_ZERO(gate);
167
165
 }
168
166
 
169
167
 static int __init
..
..
@@ -242,7 +240,7 @@
242
240
 {
243
241
 	const char * const parent_names[] = { info->parent0, info->parent1 };
244
242
 	struct da8xx_cfgchip_mux_clk *mux;
245
-	struct clk_init_data init = {};
243
+	struct clk_init_data init;
246
244
 	int ret;
247
245
 
248
246
 	mux = devm_kzalloc(dev, sizeof(*mux), GFP_KERNEL);
..
..
@@ -507,7 +505,7 @@
507
505
 	const char * const parent_names[] = { "usb_refclkin", "pll0_auxclk" };
508
506
 	struct clk *fck_clk;
509
507
 	struct da8xx_usb0_clk48 *usb0;
510
-	struct clk_init_data init = {};
508
+	struct clk_init_data init;
511
509
 	int ret;
512
510
 
513
511
 	fck_clk = devm_clk_get(dev, "fck");
..
..
@@ -573,6 +571,7 @@
573
571
 
574
572
 /**
575
573
  * da8xx_cfgchip_register_usb1_clk48 - Register a new USB 1.1 PHY clock
574
+ * @dev: The device
576
575
  * @regmap: The CFGCHIP regmap
577
576
  */
578
577
 static struct da8xx_usb1_clk48 *
..
..
@@ -581,7 +580,7 @@
581
580
 {
582
581
 	const char * const parent_names[] = { "usb0_clk48", "usb_refclkin" };
583
582
 	struct da8xx_usb1_clk48 *usb1;
584
-	struct clk_init_data init = {};
583
+	struct clk_init_data init;
585
584
 	int ret;
586
585
 
587
586
 	usb1 = devm_kzalloc(dev, sizeof(*usb1), GFP_KERNEL);