write in 30M

hc

2024-02-20 ea08eeccae9297f7aabd2ef7f0c2517ac4549acc

 kernel/arch/arm/mm/proc-v7m.S
..
..
@@ -1,12 +1,9 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  *  linux/arch/arm/mm/proc-v7m.S
3
4
  *
4
5
  *  Copyright (C) 2008 ARM Ltd.
5
6
  *  Copyright (C) 2001 Deep Blue Solutions Ltd.
6
- *
7
- * This program is free software; you can redistribute it and/or modify
8
- * it under the terms of the GNU General Public License version 2 as
9
- * published by the Free Software Foundation.
10
7
  *
11
8
  *  This is the "shell" of the ARMv7-M processor support.
12
9
  */
..
..
@@ -96,7 +93,7 @@
96
93
 	ret	lr
97
94
 ENDPROC(cpu_cm7_proc_fin)
98
95
 
99
-	.section ".init.text", #alloc, #execinstr
96
+	.section ".init.text", "ax"
100
97
 
101
98
 __v7m_cm7_setup:
102
99
 	mov	r8, #(V7M_SCB_CCR_DC | V7M_SCB_CCR_IC| V7M_SCB_CCR_BP)
..
..
@@ -150,10 +147,10 @@
150
147
 
151
148
 	@ Configure caches (if implemented)
152
149
 	teq     r8, #0
153
-	stmneia	sp, {r0-r6, lr}		@ v7m_invalidate_l1 touches r0-r6
150
+	stmiane	sp, {r0-r6, lr}		@ v7m_invalidate_l1 touches r0-r6
154
151
 	blne	v7m_invalidate_l1
155
152
 	teq     r8, #0			@ re-evalutae condition
156
-	ldmneia	sp, {r0-r6, lr}
153
+	ldmiane	sp, {r0-r6, lr}
157
154
 
158
155
 	@ Configure the System Control Register to ensure 8-byte stack alignment
159
156
 	@ Note the STKALIGN bit is either RW or RAO.
..
..
@@ -180,7 +177,7 @@
180
177
 	string cpu_elf_name "v7m"
181
178
 	string cpu_v7m_name "ARMv7-M"
182
179
 
183
-	.section ".proc.info.init", #alloc
180
+	.section ".proc.info.init", "a"
184
181
 
185
182
 .macro __v7m_proc name, initfunc, cache_fns = nop_cache_fns, hwcaps = 0,  proc_fns = v7m_processor_functions
186
183
 	.long	0			/* proc_info_list.__cpu_mm_mmu_flags */