add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/tools/perf/pmu-events/arch/x86/sandybridge/other.json
..
..
@@ -9,6 +9,15 @@
9
9
         "CounterHTOff": "0,1,2,3,4,5,6,7"
10
10
     },
11
11
     {
12
+        "EventCode": "0x4E",
13
+        "Counter": "0,1,2,3",
14
+        "UMask": "0x2",
15
+        "EventName": "HW_PRE_REQ.DL1_MISS",
16
+        "SampleAfterValue": "2000003",
17
+        "BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .",
18
+        "CounterHTOff": "0,1,2,3,4,5,6,7"
19
+    },
20
+    {
12
21
         "EventCode": "0x5C",
13
22
         "Counter": "0,1,2,3",
14
23
         "UMask": "0x1",
..
..
@@ -35,15 +44,6 @@
35
44
         "EventName": "CPL_CYCLES.RING123",
36
45
         "SampleAfterValue": "2000003",
37
46
         "BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3.",
38
-        "CounterHTOff": "0,1,2,3,4,5,6,7"
39
-    },
40
-    {
41
-        "EventCode": "0x4E",
42
-        "Counter": "0,1,2,3",
43
-        "UMask": "0x2",
44
-        "EventName": "HW_PRE_REQ.DL1_MISS",
45
-        "SampleAfterValue": "2000003",
46
-        "BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .",
47
47
         "CounterHTOff": "0,1,2,3,4,5,6,7"
48
48
     },
49
49
     {