.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | 3 | * Pinctrl data for the NVIDIA Tegra124 pinmux |
---|
3 | 4 | * |
---|
4 | 5 | * Author: Ashwini Ghuge <aghuge@nvidia.com> |
---|
5 | 6 | * |
---|
6 | 7 | * Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved. |
---|
7 | | - * |
---|
8 | | - * This program is free software; you can redistribute it and/or modify it |
---|
9 | | - * under the terms and conditions of the GNU General Public License, |
---|
10 | | - * version 2, as published by the Free Software Foundation. |
---|
11 | | - * |
---|
12 | | - * This program is distributed in the hope it will be useful, but WITHOUT |
---|
13 | | - * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
---|
14 | | - * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for |
---|
15 | | - * more details. |
---|
16 | 8 | */ |
---|
17 | 9 | |
---|
18 | 10 | #include <linux/init.h> |
---|
.. | .. |
---|
1749 | 1741 | .lock_bit = 7, \ |
---|
1750 | 1742 | .ioreset_bit = PINGROUP_BIT_##ior(8), \ |
---|
1751 | 1743 | .rcv_sel_bit = PINGROUP_BIT_##rcv_sel(9), \ |
---|
1752 | | - .parked_bit = -1, \ |
---|
1753 | 1744 | .drv_reg = -1, \ |
---|
| 1745 | + .parked_bitmask = 0, \ |
---|
1754 | 1746 | } |
---|
1755 | 1747 | |
---|
1756 | 1748 | #define DRV_PINGROUP(pg_name, r, hsm_b, schmitt_b, lpmd_b, drvdn_b, \ |
---|
.. | .. |
---|
1770 | 1762 | .rcv_sel_bit = -1, \ |
---|
1771 | 1763 | .drv_reg = DRV_PINGROUP_REG(r), \ |
---|
1772 | 1764 | .drv_bank = 0, \ |
---|
1773 | | - .parked_bit = -1, \ |
---|
1774 | 1765 | .hsm_bit = hsm_b, \ |
---|
1775 | 1766 | .schmitt_bit = schmitt_b, \ |
---|
1776 | 1767 | .lpmd_bit = lpmd_b, \ |
---|
.. | .. |
---|
1783 | 1774 | .slwf_bit = slwf_b, \ |
---|
1784 | 1775 | .slwf_width = slwf_w, \ |
---|
1785 | 1776 | .drvtype_bit = PINGROUP_BIT_##drvtype(6), \ |
---|
| 1777 | + .parked_bitmask = 0, \ |
---|
1786 | 1778 | } |
---|
1787 | 1779 | |
---|
1788 | 1780 | #define MIPI_PAD_CTRL_PINGROUP(pg_name, r, b, f0, f1) \ |
---|
.. | .. |
---|
2051 | 2043 | |
---|
2052 | 2044 | static const struct tegra_pinctrl_soc_data tegra124_pinctrl = { |
---|
2053 | 2045 | .ngpios = NUM_GPIOS, |
---|
2054 | | - .gpio_compatible = "nvidia,tegra30-gpio", |
---|
| 2046 | + .gpio_compatible = "nvidia,tegra124-gpio", |
---|
2055 | 2047 | .pins = tegra124_pins, |
---|
2056 | 2048 | .npins = ARRAY_SIZE(tegra124_pins), |
---|
2057 | 2049 | .functions = tegra124_functions, |
---|