add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/drivers/gpu/drm/exynos/regs-mixer.h
..
..
@@ -1,3 +1,4 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  *
3
4
  *  Cloned from drivers/media/video/s5p-tv/regs-mixer.h
..
..
@@ -6,10 +7,6 @@
6
7
  * http://www.samsung.com/
7
8
  *
8
9
  * Mixer register header file for Samsung Mixer driver
9
- *
10
- * This program is free software; you can redistribute it and/or modify
11
- * it under the terms of the GNU General Public License version 2 as
12
- * published by the Free Software Foundation.
13
10
 */
14
11
 #ifndef SAMSUNG_REGS_MIXER_H
15
12
 #define SAMSUNG_REGS_MIXER_H
..
..
@@ -85,10 +82,11 @@
85
82
 /* bits for MXR_CFG */
86
83
 #define MXR_CFG_LAYER_UPDATE		(1 << 31)
87
84
 #define MXR_CFG_LAYER_UPDATE_COUNT_MASK (3 << 29)
88
-#define MXR_CFG_RGB601_0_255		(0 << 9)
89
-#define MXR_CFG_RGB601_16_235		(1 << 9)
90
-#define MXR_CFG_RGB709_0_255		(2 << 9)
91
-#define MXR_CFG_RGB709_16_235		(3 << 9)
85
+#define MXR_CFG_QUANT_RANGE_FULL	(0 << 9)
86
+#define MXR_CFG_QUANT_RANGE_LIMITED	(1 << 9)
87
+#define MXR_CFG_RGB601			(0 << 10)
88
+#define MXR_CFG_RGB709			(1 << 10)
89
+
92
90
 #define MXR_CFG_RGB_FMT_MASK		0x600
93
91
 #define MXR_CFG_OUT_YUV444		(0 << 8)
94
92
 #define MXR_CFG_OUT_RGB888		(1 << 8)
..
..
@@ -109,12 +107,15 @@
109
107
 #define MXR_CFG_SCAN_HD			(1 << 0)
110
108
 #define MXR_CFG_SCAN_MASK		0x47
111
109
 
110
+/* bits for MXR_VIDEO_CFG */
111
+#define MXR_VID_CFG_BLEND_EN		(1 << 16)
112
+
112
113
 /* bits for MXR_GRAPHICn_CFG */
113
114
 #define MXR_GRP_CFG_COLOR_KEY_DISABLE	(1 << 21)
114
115
 #define MXR_GRP_CFG_BLEND_PRE_MUL	(1 << 20)
115
116
 #define MXR_GRP_CFG_WIN_BLEND_EN	(1 << 17)
116
117
 #define MXR_GRP_CFG_PIXEL_BLEND_EN	(1 << 16)
117
-#define MXR_GRP_CFG_MISC_MASK		((3 << 16) | (3 << 20))
118
+#define MXR_GRP_CFG_MISC_MASK		((3 << 16) | (3 << 20) | 0xff)
118
119
 #define MXR_GRP_CFG_FORMAT_VAL(x)	MXR_MASK_VAL(x, 11, 8)
119
120
 #define MXR_GRP_CFG_FORMAT_MASK		MXR_GRP_CFG_FORMAT_VAL(~0)
120
121
 #define MXR_GRP_CFG_ALPHA_VAL(x)	MXR_MASK_VAL(x, 7, 0)