.. | .. |
---|
67 | 67 | #define HPD4_REGISTER_OFFSET (0x18b8 - 0x1898) |
---|
68 | 68 | #define HPD5_REGISTER_OFFSET (0x18c0 - 0x1898) |
---|
69 | 69 | |
---|
70 | | -#define AMDGPU_NUM_OF_VMIDS 8 |
---|
71 | | - |
---|
72 | 70 | #define PIPEID(x) ((x) << 0) |
---|
73 | 71 | #define MEID(x) ((x) << 2) |
---|
74 | 72 | #define VMID(x) ((x) << 4) |
---|
.. | .. |
---|
332 | 330 | # define PACKET3_DMA_DATA_CMD_SAIC (1 << 28) |
---|
333 | 331 | # define PACKET3_DMA_DATA_CMD_DAIC (1 << 29) |
---|
334 | 332 | # define PACKET3_DMA_DATA_CMD_RAW_WAIT (1 << 30) |
---|
335 | | -#define PACKET3_AQUIRE_MEM 0x58 |
---|
| 333 | +#define PACKET3_ACQUIRE_MEM 0x58 |
---|
336 | 334 | #define PACKET3_REWIND 0x59 |
---|
337 | 335 | #define PACKET3_LOAD_UCONFIG_REG 0x5E |
---|
338 | 336 | #define PACKET3_LOAD_SH_REG 0x5F |
---|