.. | .. |
---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-or-later */ |
---|
1 | 2 | /* |
---|
2 | 3 | * Header file for the Atmel AHB DMA Controller driver |
---|
3 | 4 | * |
---|
4 | 5 | * Copyright (C) 2008 Atmel Corporation |
---|
5 | | - * |
---|
6 | | - * This program is free software; you can redistribute it and/or modify |
---|
7 | | - * it under the terms of the GNU General Public License as published by |
---|
8 | | - * the Free Software Foundation; either version 2 of the License, or |
---|
9 | | - * (at your option) any later version. |
---|
10 | 6 | */ |
---|
11 | 7 | #ifndef AT_HDMAC_REGS_H |
---|
12 | 8 | #define AT_HDMAC_REGS_H |
---|
.. | .. |
---|
168 | 164 | /* LLI == Linked List Item; aka DMA buffer descriptor */ |
---|
169 | 165 | struct at_lli { |
---|
170 | 166 | /* values that are not changed by hardware */ |
---|
171 | | - dma_addr_t saddr; |
---|
172 | | - dma_addr_t daddr; |
---|
| 167 | + u32 saddr; |
---|
| 168 | + u32 daddr; |
---|
173 | 169 | /* value that may get written back: */ |
---|
174 | | - u32 ctrla; |
---|
| 170 | + u32 ctrla; |
---|
175 | 171 | /* more values that are not changed by hardware */ |
---|
176 | | - u32 ctrlb; |
---|
177 | | - dma_addr_t dscr; /* chain to next lli */ |
---|
| 172 | + u32 ctrlb; |
---|
| 173 | + u32 dscr; /* chain to next lli */ |
---|
178 | 174 | }; |
---|
179 | 175 | |
---|
180 | 176 | /** |
---|
.. | .. |
---|
247 | 243 | * @active_list: list of descriptors dmaengine is being running on |
---|
248 | 244 | * @queue: list of descriptors ready to be submitted to engine |
---|
249 | 245 | * @free_list: list of descriptors usable by the channel |
---|
250 | | - * @descs_allocated: records the actual size of the descriptor pool |
---|
251 | 246 | */ |
---|
252 | 247 | struct at_dma_chan { |
---|
253 | 248 | struct dma_chan chan_common; |
---|
.. | .. |
---|
268 | 263 | struct list_head active_list; |
---|
269 | 264 | struct list_head queue; |
---|
270 | 265 | struct list_head free_list; |
---|
271 | | - unsigned int descs_allocated; |
---|
272 | 266 | }; |
---|
273 | 267 | |
---|
274 | 268 | #define channel_readl(atchan, name) \ |
---|
.. | .. |
---|
337 | 331 | struct dma_pool *dma_desc_pool; |
---|
338 | 332 | struct dma_pool *memset_pool; |
---|
339 | 333 | /* AT THE END channels table */ |
---|
340 | | - struct at_dma_chan chan[0]; |
---|
| 334 | + struct at_dma_chan chan[]; |
---|
341 | 335 | }; |
---|
342 | 336 | |
---|
343 | 337 | #define dma_readl(atdma, name) \ |
---|