hc
2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d
kernel/drivers/clk/mvebu/armada-xp.c
....@@ -1,3 +1,4 @@
1
+// SPDX-License-Identifier: GPL-2.0
12 /*
23 * Marvell Armada XP SoC clocks
34 *
....@@ -7,9 +8,6 @@
78 * Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
89 * Andrew Lunn <andrew@lunn.ch>
910 *
10
- * This file is licensed under the terms of the GNU General Public
11
- * License version 2. This program is licensed "as is" without any
12
- * warranty of any kind, whether express or implied.
1311 */
1412
1513 #include <linux/kernel.h>
....@@ -52,12 +50,6 @@
5250 return 250000000;
5351 }
5452
55
-/* MV98DX3236 TCLK frequency is fixed to 200MHz */
56
-static u32 __init mv98dx3236_get_tclk_freq(void __iomem *sar)
57
-{
58
- return 200000000;
59
-}
60
-
6153 static const u32 axp_cpu_freqs[] __initconst = {
6254 1000000000,
6355 1066000000,
....@@ -93,12 +85,6 @@
9385 cpu_freq = axp_cpu_freqs[cpu_freq_select];
9486
9587 return cpu_freq;
96
-}
97
-
98
-/* MV98DX3236 CLK frequency is fixed to 800MHz */
99
-static u32 __init mv98dx3236_get_cpu_freq(void __iomem *sar)
100
-{
101
- return 800000000;
10288 }
10389
10490 static const int axp_nbclk_ratios[32][2] __initconst = {
....@@ -170,11 +156,6 @@
170156 .num_ratios = ARRAY_SIZE(axp_coreclk_ratios),
171157 };
172158
173
-static const struct coreclk_soc_desc mv98dx3236_coreclks = {
174
- .get_tclk_freq = mv98dx3236_get_tclk_freq,
175
- .get_cpu_freq = mv98dx3236_get_cpu_freq,
176
-};
177
-
178159 /*
179160 * Clock Gating Control
180161 */
....@@ -209,15 +190,6 @@
209190 { "xor1", NULL, 28, 0 },
210191 { "sata1lnk", NULL, 29, 0 },
211192 { "sata1", "sata1lnk", 30, 0 },
212
- { }
213
-};
214
-
215
-static const struct clk_gating_soc_desc mv98dx3236_gating_desc[] __initconst = {
216
- { "ge1", NULL, 3, 0 },
217
- { "ge0", NULL, 4, 0 },
218
- { "pex00", NULL, 5, 0 },
219
- { "sdio", NULL, 17, 0 },
220
- { "xor0", NULL, 22, 0 },
221193 { }
222194 };
223195