add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/drivers/clk/mediatek/clk-mt2701.c
..
..
@@ -1,15 +1,7 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (c) 2014 MediaTek Inc.
3
4
  * Author: Shunli Wang <shunli.wang@mediatek.com>
4
- *
5
- * This program is free software; you can redistribute it and/or modify
6
- * it under the terms of the GNU General Public License version 2 as
7
- * published by the Free Software Foundation.
8
- *
9
- * This program is distributed in the hope that it will be useful,
10
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
11
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
12
- * GNU General Public License for more details.
13
5
  */
14
6
 
15
7
 #include <linux/clk-provider.h>
..
..
@@ -247,11 +239,6 @@
247
239
 	"syspll1_d4",
248
240
 	"univpll1_d4",
249
241
 	"univpll2_d4"
250
-};
251
-
252
-static const char * const audio_parents[] = {
253
-	"clk26m",
254
-	"syspll1_d16"
255
242
 };
256
243
 
257
244
 static const char * const aud_intbus_parents[] = {
..
..
@@ -540,8 +527,8 @@
540
527
 		0x0080, 8, 2, 15),
541
528
 	MUX_GATE(CLK_TOP_DPI0_SEL, "dpi0_sel", dpi0_parents,
542
529
 		0x0080, 16, 3, 23),
543
-	MUX_GATE(CLK_TOP_DPI1_SEL, "dpi1_sel", dpi1_parents,
544
-		0x0080, 24, 2, 31),
530
+	MUX_GATE_FLAGS_2(CLK_TOP_DPI1_SEL, "dpi1_sel", dpi1_parents,
531
+		0x0080, 24, 2, 31, 0, CLK_MUX_ROUND_CLOSEST),
545
532
 
546
533
 	MUX_GATE(CLK_TOP_TVE_SEL, "tve_sel", tve_parents,
547
534
 		0x0090, 0, 3, 7),