.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright (c) 2012, Intel Corporation |
---|
3 | 4 | * Copyright (c) 2015, Red Hat, Inc. |
---|
4 | 5 | * Copyright (c) 2015, 2016 Linaro Ltd. |
---|
5 | | - * |
---|
6 | | - * This program is free software; you can redistribute it and/or modify |
---|
7 | | - * it under the terms of the GNU General Public License version 2 as |
---|
8 | | - * published by the Free Software Foundation. |
---|
9 | | - * |
---|
10 | 6 | */ |
---|
11 | 7 | |
---|
12 | 8 | #define pr_fmt(fmt) "ACPI: SPCR: " fmt |
---|
.. | .. |
---|
28 | 24 | |
---|
29 | 25 | /* |
---|
30 | 26 | * Some Qualcomm Datacenter Technologies SoCs have a defective UART BUSY bit. |
---|
31 | | - * Detect them by examining the OEM fields in the SPCR header, similiar to PCI |
---|
| 27 | + * Detect them by examining the OEM fields in the SPCR header, similar to PCI |
---|
32 | 28 | * quirk detection in pci_mcfg.c. |
---|
33 | 29 | */ |
---|
34 | 30 | static bool qdf2400_erratum_44_present(struct acpi_table_header *h) |
---|
.. | .. |
---|
115 | 111 | table->serial_port.access_width))) { |
---|
116 | 112 | default: |
---|
117 | 113 | pr_err("Unexpected SPCR Access Width. Defaulting to byte size\n"); |
---|
118 | | - /* fall through */ |
---|
| 114 | + fallthrough; |
---|
119 | 115 | case 8: |
---|
120 | 116 | iotype = "mmio"; |
---|
121 | 117 | break; |
---|
.. | .. |
---|
132 | 128 | switch (table->interface_type) { |
---|
133 | 129 | case ACPI_DBG2_ARM_SBSA_32BIT: |
---|
134 | 130 | iotype = "mmio32"; |
---|
135 | | - /* fall through */ |
---|
| 131 | + fallthrough; |
---|
136 | 132 | case ACPI_DBG2_ARM_PL011: |
---|
137 | 133 | case ACPI_DBG2_ARM_SBSA_GENERIC: |
---|
138 | 134 | case ACPI_DBG2_BCM2835: |
---|