add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/powerpc/include/asm/nohash/32/pte-fsl-booke.h
..
..
@@ -31,11 +31,44 @@
31
31
 #define _PAGE_WRITETHRU	0x00400	/* H: W bit */
32
32
 #define _PAGE_SPECIAL	0x00800 /* S: Special page */
33
33
 
34
+#define _PAGE_KERNEL_RO		0
35
+#define _PAGE_KERNEL_ROX	_PAGE_EXEC
36
+#define _PAGE_KERNEL_RW		(_PAGE_DIRTY | _PAGE_RW)
37
+#define _PAGE_KERNEL_RWX	(_PAGE_DIRTY | _PAGE_RW | _PAGE_EXEC)
38
+
39
+/* No page size encoding in the linux PTE */
40
+#define _PAGE_PSIZE		0
41
+
34
42
 #define _PMD_PRESENT	0
35
43
 #define _PMD_PRESENT_MASK (PAGE_MASK)
36
44
 #define _PMD_BAD	(~PAGE_MASK)
45
+#define _PMD_USER	0
46
+
47
+#define _PTE_NONE_MASK	0
37
48
 
38
49
 #define PTE_WIMGE_SHIFT (6)
39
50
 
51
+/*
52
+ * We define 2 sets of base prot bits, one for basic pages (ie,
53
+ * cacheable kernel and user pages) and one for non cacheable
54
+ * pages. We always set _PAGE_COHERENT when SMP is enabled or
55
+ * the processor might need it for DMA coherency.
56
+ */
57
+#define _PAGE_BASE_NC	(_PAGE_PRESENT | _PAGE_ACCESSED)
58
+#if defined(CONFIG_SMP) || defined(CONFIG_PPC_E500MC)
59
+#define _PAGE_BASE	(_PAGE_BASE_NC | _PAGE_COHERENT)
60
+#else
61
+#define _PAGE_BASE	(_PAGE_BASE_NC)
62
+#endif
63
+
64
+/* Permission masks used to generate the __P and __S table */
65
+#define PAGE_NONE	__pgprot(_PAGE_BASE)
66
+#define PAGE_SHARED	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_RW)
67
+#define PAGE_SHARED_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_RW | _PAGE_EXEC)
68
+#define PAGE_COPY	__pgprot(_PAGE_BASE | _PAGE_USER)
69
+#define PAGE_COPY_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC)
70
+#define PAGE_READONLY	__pgprot(_PAGE_BASE | _PAGE_USER)
71
+#define PAGE_READONLY_X	__pgprot(_PAGE_BASE | _PAGE_USER | _PAGE_EXEC)
72
+
40
73
 #endif /* __KERNEL__ */
41
74
 #endif /*  _ASM_POWERPC_NOHASH_32_PTE_FSL_BOOKE_H */