add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/uniphier-sld8.dtsi
..
..
@@ -51,7 +51,7 @@
51
51
 		ranges;
52
52
 		interrupt-parent = <&intc>;
53
53
 
54
-		l2: l2-cache@500c0000 {
54
+		l2: cache-controller@500c0000 {
55
55
 			compatible = "socionext,uniphier-system-cache";
56
56
 			reg = <0x500c0000 0x2000>, <0x503c0100 0x4>,
57
57
 			      <0x506c0000 0x400>;
..
..
@@ -61,6 +61,19 @@
61
61
 			cache-sets = <256>;
62
62
 			cache-line-size = <128>;
63
63
 			cache-level = <2>;
64
+		};
65
+
66
+		spi: spi@54006000 {
67
+			compatible = "socionext,uniphier-scssi";
68
+			status = "disabled";
69
+			reg = <0x54006000 0x100>;
70
+			#address-cells = <1>;
71
+			#size-cells = <0>;
72
+			interrupts = <0 39 4>;
73
+			pinctrl-names = "default";
74
+			pinctrl-0 = <&pinctrl_spi0>;
75
+			clocks = <&peri_clk 11>;
76
+			resets = <&peri_rst 11>;
64
77
 		};
65
78
 
66
79
 		serial0: serial@54006800 {
..
..
@@ -228,6 +241,54 @@
228
241
 			};
229
242
 		};
230
243
 
244
+		dmac: dma-controller@5a000000 {
245
+			compatible = "socionext,uniphier-mio-dmac";
246
+			reg = <0x5a000000 0x1000>;
247
+			interrupts = <0 68 4>, <0 68 4>, <0 69 4>, <0 70 4>,
248
+				     <0 71 4>, <0 72 4>, <0 73 4>;
249
+			clocks = <&mio_clk 7>;
250
+			resets = <&mio_rst 7>;
251
+			#dma-cells = <1>;
252
+		};
253
+
254
+		sd: mmc@5a400000 {
255
+			compatible = "socionext,uniphier-sd-v2.91";
256
+			status = "disabled";
257
+			reg = <0x5a400000 0x200>;
258
+			interrupts = <0 76 4>;
259
+			pinctrl-names = "default", "uhs";
260
+			pinctrl-0 = <&pinctrl_sd>;
261
+			pinctrl-1 = <&pinctrl_sd_uhs>;
262
+			clocks = <&mio_clk 0>;
263
+			reset-names = "host", "bridge";
264
+			resets = <&mio_rst 0>, <&mio_rst 3>;
265
+			dma-names = "rx-tx";
266
+			dmas = <&dmac 4>;
267
+			bus-width = <4>;
268
+			cap-sd-highspeed;
269
+			sd-uhs-sdr12;
270
+			sd-uhs-sdr25;
271
+			sd-uhs-sdr50;
272
+		};
273
+
274
+		emmc: mmc@5a500000 {
275
+			compatible = "socionext,uniphier-sd-v2.91";
276
+			status = "disabled";
277
+			reg = <0x5a500000 0x200>;
278
+			interrupts = <0 78 4>;
279
+			pinctrl-names = "default";
280
+			pinctrl-0 = <&pinctrl_emmc>;
281
+			clocks = <&mio_clk 1>;
282
+			reset-names = "host", "bridge", "hw";
283
+			resets = <&mio_rst 1>, <&mio_rst 4>, <&mio_rst 6>;
284
+			dma-names = "rx-tx";
285
+			dmas = <&dmac 6>;
286
+			bus-width = <8>;
287
+			cap-mmc-highspeed;
288
+			cap-mmc-hw-reset;
289
+			non-removable;
290
+		};
291
+
231
292
 		usb0: usb@5a800100 {
232
293
 			compatible = "socionext,uniphier-ehci", "generic-ehci";
233
294
 			status = "disabled";
..
..
@@ -320,7 +381,7 @@
320
381
 			interrupt-controller;
321
382
 		};
322
383
 
323
-		aidet: aidet@61830000 {
384
+		aidet: interrupt-controller@61830000 {
324
385
 			compatible = "socionext,uniphier-sld8-aidet";
325
386
 			reg = <0x61830000 0x200>;
326
387
 			interrupt-controller;
..
..
@@ -343,16 +404,20 @@
343
404
 			};
344
405
 		};
345
406
 
346
-		nand: nand@68000000 {
407
+		nand: nand-controller@68000000 {
347
408
 			compatible = "socionext,uniphier-denali-nand-v5a";
348
409
 			status = "disabled";
349
410
 			reg-names = "nand_data", "denali_reg";
350
411
 			reg = <0x68000000 0x20>, <0x68100000 0x1000>;
412
+			#address-cells = <1>;
413
+			#size-cells = <0>;
351
414
 			interrupts = <0 65 4>;
352
415
 			pinctrl-names = "default";
353
-			pinctrl-0 = <&pinctrl_nand2cs>;
354
-			clocks = <&sys_clk 2>;
355
-			resets = <&sys_rst 2>;
416
+			pinctrl-0 = <&pinctrl_nand>;
417
+			clock-names = "nand", "nand_x", "ecc";
418
+			clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
419
+			reset-names = "nand", "reg";
420
+			resets = <&sys_rst 2>, <&sys_rst 2>;
356
421
 		};
357
422
 	};
358
423
 };