add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/sun9i-a80-cubieboard4.dts
..
..
@@ -89,31 +89,23 @@
89
89
 	vga-dac {
90
90
 		compatible = "corpro,gm7123", "adi,adv7123", "dumb-vga-dac";
91
91
 		vdd-supply = <&reg_dcdc1>;
92
-		#address-cells = <1>;
93
-		#size-cells = <0>;
94
92
 
95
93
 		ports {
96
94
 			#address-cells = <1>;
97
95
 			#size-cells = <0>;
98
96
 
99
97
 			port@0 {
100
-				#address-cells = <1>;
101
-				#size-cells = <0>;
102
98
 				reg = <0>;
103
99
 
104
-				vga_dac_in: endpoint@0 {
105
-					reg = <0>;
100
+				vga_dac_in: endpoint {
106
101
 					remote-endpoint = <&tcon0_out_vga>;
107
102
 				};
108
103
 			};
109
104
 
110
105
 			port@1 {
111
-				#address-cells = <1>;
112
-				#size-cells = <0>;
113
106
 				reg = <1>;
114
107
 
115
-				vga_dac_out: endpoint@0 {
116
-					reg = <0>;
108
+				vga_dac_out: endpoint {
117
109
 					remote-endpoint = <&vga_con_in>;
118
110
 				};
119
111
 			};
..
..
@@ -133,10 +125,25 @@
133
125
 	status = "okay";
134
126
 };
135
127
 
128
+&gmac {
129
+	pinctrl-names = "default";
130
+	pinctrl-0 = <&gmac_rgmii_pins>;
131
+	phy-handle = <&phy1>;
132
+	phy-mode = "rgmii-id";
133
+	phy-supply = <&reg_cldo1>;
134
+	status = "okay";
135
+};
136
+
136
137
 &i2c3 {
137
138
 	pinctrl-names = "default";
138
139
 	pinctrl-0 = <&i2c3_pins>;
139
140
 	status = "okay";
141
+};
142
+
143
+&mdio {
144
+	phy1: ethernet-phy@1 {
145
+		reg = <1>;
146
+	};
140
147
 };
141
148
 
142
149
 &mmc0 {
..
..
@@ -183,8 +190,24 @@
183
190
 	clocks = <&ac100_rtc 0>;
184
191
 };
185
192
 
193
+&pio {
194
+	vcc-pa-supply = <&reg_ldo_io1>;
195
+	vcc-pb-supply = <&reg_aldo2>;
196
+	vcc-pc-supply = <&reg_dcdc1>;
197
+	vcc-pd-supply = <&reg_dc1sw>;
198
+	vcc-pe-supply = <&reg_eldo2>;
199
+	vcc-pf-supply = <&reg_dcdc1>;
200
+	vcc-pg-supply = <&reg_ldo_io0>;
201
+	vcc-ph-supply = <&reg_dcdc1>;
202
+};
203
+
186
204
 &r_ir {
187
205
 	status = "okay";
206
+};
207
+
208
+&r_pio {
209
+	vcc-pl-supply = <&reg_dldo2>;
210
+	vcc-pm-supply = <&reg_eldo3>;
188
211
 };
189
212
 
190
213
 &r_rsb {
..
..
@@ -215,6 +238,10 @@
215
238
 
216
239
 			aldo3 {
217
240
 				/* unused */
241
+			};
242
+
243
+			reg_dc1sw: dc1sw {
244
+				regulator-name = "vcc-pd";
218
245
 			};
219
246
 
220
247
 			reg_dc5ldo: dc5ldo {
..
..
@@ -271,7 +298,6 @@
271
298
 			};
272
299
 
273
300
 			reg_dldo2: dldo2 {
274
-				regulator-always-on;
275
301
 				regulator-min-microvolt = <3000000>;
276
302
 				regulator-max-microvolt = <3000000>;
277
303
 				regulator-name = "vcc-pl";
..
..
@@ -290,14 +316,12 @@
290
316
 			};
291
317
 
292
318
 			reg_eldo3: eldo3 {
293
-				regulator-always-on;
294
319
 				regulator-min-microvolt = <3000000>;
295
320
 				regulator-max-microvolt = <3000000>;
296
321
 				regulator-name = "vcc-pm-codec-io1";
297
322
 			};
298
323
 
299
324
 			reg_ldo_io0: ldo_io0 {
300
-				regulator-always-on;
301
325
 				regulator-min-microvolt = <3000000>;
302
326
 				regulator-max-microvolt = <3000000>;
303
327
 				regulator-name = "vcc-pg";
..
..
@@ -385,6 +409,14 @@
385
409
 				 */
386
410
 				regulator-min-microvolt = <3300000>;
387
411
 				regulator-max-microvolt = <3300000>;
412
+				/*
413
+				 * The PHY requires 20ms after all voltages
414
+				 * are applied until core logic is ready and
415
+				 * 30ms after the reset pin is de-asserted.
416
+				 * Set a 100ms delay to account for PMIC
417
+				 * ramp time and board traces.
418
+				 */
419
+				regulator-enable-ramp-delay = <100000>;
388
420
 				regulator-name = "vcc-gmac-phy";
389
421
 			};
390
422
 
..
..
@@ -464,8 +496,7 @@
464
496
 };
465
497
 
466
498
 &tcon0_out {
467
-	tcon0_out_vga: endpoint@0 {
468
-		reg = <0>;
499
+	tcon0_out_vga: endpoint {
469
500
 		remote-endpoint = <&vga_dac_in>;
470
501
 	};
471
502
 };